6809 MACHINE CODE PROGRAMMING

DAVID BARROW
6809 Machine Code Programming
Also from Granada

*Introducing Dragon Machine Code*
Ian Sinclair
0 246 12324 9

*The Dragon Programmer*
S. M. Gee
0 246 12133 5

*The Dragon 32 and How to Make the Most of It*
Ian Sinclair
0 246 121149

*Z80 Machine Code for Humans*
Alan Tootill and David Barrow
0 246 12031 2

*6502 Machine Code for Humans*
Alan Toothill and David Barrow
0 246 12076 2
6809 Machine Code Programming
Contents

Preface vii
1 Into Machine Code 1
2 How to Write Machine Code Programs 12
3 Number Crunching 28
4 PIAs, SAM and Folding Memory 36
5 Taking Control 49
6 Versatile Graphics 57
7 High Resolution Text 69
8 Six Bits of Sound 84
9 An Interrupt Driven Clock 97
Appendix A: 6809 Architecture 99
Appendix B: 6809 Assemblers 109
Appendix C: 6809 Instruction Set 113
Appendix D: ASCII Control and Character Codes 128
Appendix E: Some 6809 Computer Systems 130
Further Reading 133
Index of Routines 135
Index 137
The MC6809 was released to the world as the 'programmer's dream machine'. In fact Motorola, the manufacturers of the 6809, did a great deal of research to discover what the users of its predecessor, the 6800, wanted as their ideal computer. The 6809 was designed around their findings. It has a set of instructions that is more comprehensive and logically complete than any other processor in its class. For the skilled programmer, it is indeed a 'dream' of a machine.

For the newcomer to machine code, faced with 139 cryptically named instruction forms, the dream can be a nightmare. Learning to use the instructions effectively seems a near impossible task. How could anyone but a TEFAL scientist remember the different actions of every single instruction, let alone string them together to produce a program? Well, for a start there is more to programming than just knowing what instructions will or will not do. Important though that knowledge is, it can wait; the key to successful machine code programming is to have the right attitude of mind in the first place. And that is the approach I have taken in this book.

The introductory chapter tries to get past the concept of the microcomputer as nothing but a cold-blooded perfectionist with a heart of silicon. Computers are designed by people and the basic principles of their operation is not so alien to the way that we humans work as you might think. Seeing the computer as a microcosm which echoes human organisational methods is an essential first step in being able to use it with complete confidence. In the second chapter I take a look at how programs ought to be written to remove most of the mind-bending. It is an exercise which doesn't require a thorough knowledge of machine code but does need an understanding of what both computers and people can and cannot do.

Except for one chapter which deals with hardware, this book is a
collection of program subroutines which I think you will find extremely useful, particularly for games programs. Though not covering all the 6809’s instructions, the routines do include the vast majority of instruction forms and addressing modes – probably all that you will need to use in normal user software programming. I have documented the routines far more extensively than the sort of comments usually found in assembler listings to show how instructions are used to carry out clearly defined tasks. Reading and trying out fully explained code sequences is a more efficient and interesting way to learn machine code than attempting to understand how each instruction works in isolation. All the routines are written primarily for the Dragon 32 but most of them should work on other 6809 computers with little or no change.

This book would not have been written without the help of a great many people to whom I give my thanks – in particular to Richard Miles of Granada Publishing for his confidence in the book, to Alan Tootill who propelled me in this direction a long time ago, to my wife Chrissie for patiently rereading the manuscript at each minor revision, and not least to Karl and Sibelind who assisted my concentration the most by keeping unnaturally quiet. You can shout your heads off now, kids!

David Barrow
The psychologist G. A. Miller coined the phrase ‘The Magical Number Seven, Plus or Minus Two’ to describe the limitations of the human brain in recognising and retaining discrete items of information. It seems that whatever sense is involved – sight, sound, touch, taste, etc. – human beings are pretty accurate at dealing with small quantities of data. When asked to cope with more than about seven items at a time, however, we come unstuck and begin to make mistakes.

The concept of at a time is quite flexible and may refer to either simultaneous or sequential presentation of data. We can tell at a glance if a telephone number contains four, five or six digits and we may even be able to hold the image in our minds long enough to read the number from it. We can certainly remember a six-digit telephone number that is read out to us over, say, a three-second period but we may have difficulty remembering one read out over a thirty-second time span – especially if other things are going on at the same time.

Six-digit telephone numbers are quite easy but how would you get on with twenty-digit numbers? Could you remember the twenty digits for the forty seconds or so it would take to dial? Actually, you might not find this as difficult as you think. How do you see the telephone number 362436? As three-six-two-four-three-six or as three-six ... two-four ... three-six? If it was your girlfriend’s number you might even see it as thirty-six ... twenty-four ... thirty-six. She, no doubt, has a similar method of remembering your number since the human brain has a trick or two up its cortex to get round the 7+/−2 limit!

Trick 1 is to group items together to form larger units but – and this is the important point – fewer of them. Trick 2 is to form associations between – well, between anything and everything that can be linked. The twenty digits of our hypothetical telephone number would get grouped into 2, 3, 4 or 5 digit sequences. The
patterns inherent in the groups and our own private associations would keep the number in our minds long enough for us to dial it. After an initial period of inventing more suitable names for British Telecom, our $7+/−2$ unit capacity brains would deal fairly efficiently with the larger numbers.

The way we function as thinking beings has a bearing on machine code programming. Computers are designed by people and the code that controls their operation is also ultimately a product of the human mind. Hardware organisation to some extent mirrors our mental capacity. Programming, whether in high level languages that sound like English or in machine code, is the act of translating our mental processes into a form which can be used by machines and (ought to be) readily understood by other people. Only by perceiving clearly the similarities and differences between people and computers/programs – and the abilities and limitations of both – can we interact effectively.

A question of address

Would it be a good idea if your house number, street, postal district, etc. formed an all-digit postcode that was also your telephone number, National Insurance number, credit card number, and so on? It would certainly alleviate the pressure on your memory but just think of the problems caused by such a system when you moved house!

We all need to be numbered or addressed in a multitude of ways for different purposes. Many of the ways say nothing about our location. Bank account numbers or National Insurance numbers bear no relation to our home address. Some of the ways in which we are addressed, however, give varying amounts of information regarding location. Your full telephone number tells me what exchange area you live in. Your postcode will take me to a small group of houses, one of which is yours. Your full address will take me to your front door. I will have to know your name, age or other details to single you out from Gran, Mum, Dad, half-a-dozen kids and a pet goldfish.

There are ways I might find you without having to know your actual address. ‘Third house past the Rose and Crown’ – before opening time, of course. As long as I know where the Rose and Crown is, and I go at the right time, I will find you.

Your bank account number might not say anything of your
whereabouts but it could be made to do so. Most of the numbers we are burdened with cross-reference our name and address and it works the other way about, too. Your bank manager calls out, ‘Get me Smith, P. D. Q.’ – and in next to no time Smith’s overdraft is staring mockingly up at the bank manager. Figure 1.1 shows the indirect route taken to get the Smith data.

![Diagram of indirect addressing](image)

Our social organisation has come up with many different methods of directly or indirectly referring to people, places and things. It is not surprising that we build computers which utilise some of those methods.

**Half a million bits**

Computers based on processors like the 8080, Z80, 6502, 6800 and 6809 have, with all their memory intact, somewhat over half a million units of information inside them. In fact a little electronic jiggery-pokery will let us put a virtually infinite number of information units in these computers, though not all accessible at the same time. How it is done comes up later in the book but half a million units will keep us occupied for now.

All this information is useless if it is not organised in such a way that we can access and use any single unit that we want. Languages like BASIC come between us and the computer and provide us with a relatively simple but mysterious information storage facility called
a variable. Some variables will hold numbers and others ‘strings’ of alphabetic characters. The latter type have to be given names ending in ‘$’ for some obscure reason. But how BASIC actually stores the information inside the computer doesn’t bother us: we type in ‘Smith’ and up pops the data on Smith – if we loaded the right program, of course. Somehow BASIC manages to extract the ‘Smith’ information from amongst those half million units.

The units of information are binary digits, called bits. Each can be either reset (0) or set (1) – not a very large amount of information! But just think how the decimal system works: one digit can tell us ten different things (0, 1, 2, 3, 4, 5, 6, 7, 8 or 9) but two digits can tell us a hundred things (00 to 99). Every time the number of digits in use is increased by one, the number of states is multiplied by ten. Binary works in the same way as decimal but with a multiplication factor of 2 instead of 10. A group of 8 bits has 256 different states (00000000, 00000001, 00000010, 00000011, 00000100, ..., 11111110, 11111111). Notice the use of place value in both the decimal and binary systems. Each next digit to the left is worth 10 (decimal) or 2 (binary) of its right neighbour and when a digit gets too full it is reset to 0 and there is a carry of 1 to the next higher place. In decimal the carry action occurs after 9 while it just happens to occur sooner in binary – after 1, in fact.

![Binary place value](image)

Eight-bit groups are so useful that they are treated as single larger units of information called bytes. Most machine code operations are carried out on bytes rather than on individual bits. The 8-bit byte grouping is the main organisation of computer memory. The machine code programmer has access to 14 bytes of information
held inside the 6809 processor and up to 65536 bytes in memory chips:

Hexadecimal notation

With our 7+/−2 unit ability brains we can fairly reliably distinguish between binary numbers such as 11010010 and 11010110 (with a little practice, perhaps!) but when the sequences are extended to 16 bits or more easy discrimination becomes well nigh impossible.

Computers don't mind bits – but then they are made that way. We prefer to work with symbols which carry a greater amount of information per symbol so that we can use fewer of them, as in decimal. The decimal number 210 is much easier to read and understand than 11010010 which is the binary equivalent. But translation between decimal and binary is not all that straightforward. We cannot simply translate each decimal digit into a sequence of bits and then butt-join them.

An early attempt at reconciling the computer's preference for binary with human cognitive processes came up with octal or base 8 numbers (decimal is base 10). Three bits have eight different states which can be directly converted into the eight values (0 to 7) of an octal digit. This was doomed to failure, of course, since bytes have 8 bits. This meant that the leftmost octal digit never got above 3. Now base 16 is more or less the standard and works out quite neatly. Four bits have 16 states and each byte has two groups of four bits. Hexadecimal or hex, as the base is called, is not too difficult to work with once you get used to the letters A, B, C, D, E and F assuming another role as the digits following on from 9.

Two hexadecimal digits (a hex-pair) represent 8 bits or 1 byte. Four hex digits have 65536 different states – which is the exact number of possible 6809 memory locations. Any single memory location can be uniquely addressed by a 2-byte number (0000 to FFFF).

One further point. Whenever there is likely to be confusion as to whether a number is decimal or hex (it may even look like a name since hex uses some letters) it is usual to precede the hex by ‘$’, as in ($0000 to $FFFF).
## Table I. Binary – hexadecimal – decimal

<table>
<thead>
<tr>
<th>Binary</th>
<th>Hex</th>
<th>Decimal</th>
<th>Binary</th>
<th>Hex</th>
<th>Decimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>0</td>
<td>0</td>
<td>1000</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>0001</td>
<td>1</td>
<td>1</td>
<td>1001</td>
<td>9</td>
<td>9</td>
</tr>
<tr>
<td>0010</td>
<td>2</td>
<td>2</td>
<td>1010</td>
<td>A</td>
<td>10</td>
</tr>
<tr>
<td>0011</td>
<td>3</td>
<td>3</td>
<td>1011</td>
<td>B</td>
<td>11</td>
</tr>
<tr>
<td>0100</td>
<td>4</td>
<td>4</td>
<td>1100</td>
<td>C</td>
<td>12</td>
</tr>
<tr>
<td>0101</td>
<td>5</td>
<td>5</td>
<td>1101</td>
<td>D</td>
<td>13</td>
</tr>
<tr>
<td>0110</td>
<td>6</td>
<td>6</td>
<td>1110</td>
<td>E</td>
<td>14</td>
</tr>
<tr>
<td>0111</td>
<td>7</td>
<td>7</td>
<td>1111</td>
<td>F</td>
<td>15</td>
</tr>
</tbody>
</table>

then

| 10000   | 10  | 16      | 11000   | 18  | 24      |
| 10001   | 11  | 17      | 11001   | 19  | 25      |
| 10010   | 12  | 18      | 11010   | 1A  | 26      |

and so on.

### The ingenious uses of ON and OFF

You can regard a computer as a glorified light switch. All that any of its bits can tell you is that it is ON (1) or OFF (0). Its electrical circuits are either high (probably +5 volts) or low (0 volts). But then you can regard a human being as a glorified amoeba. The glorification is that a person’s body cells (or a computer’s bits) are not entirely separate entities but are interdependent and have specialised functions. (At this point you might like to read Appendix A which describes the basic parts of a computer system generally and the 6809 processor in particular. On the other hand you might not like to read it.)

Why has no one designed a decimal computer? After all, decimal is our natural counting system, based as it is on our having ten fingers (including the thumbs). Actually decimal computers have been designed, built and used but binary computers are much simpler. They are easier to design, can make use of the electrical conductivity properties of such cheap and plentiful materials as silicon and are not as alien to our thought processes as the red herring about decimal fingers might have suggested (we don’t use
place value in finger counting – if we did it would have to be a binary system).

Did you read Appendix A – yes or no? Are you male or female, left-handed or right-handed? Is the weather wet or dry? Is the time day or night, a.m. or p.m.? Our cells, like the amoeba, reproduce by binary fission (splitting in two) and our neurons either fire or do not fire. We are very binary.

Binary decisions are fast, no‘hmmmm – maybe’. At each point where a choice has to be made there is one simple test with only two possible results. A computer beating a path to the door of just one memory location out of 65536 does so in just 16 easy steps, working from a first test on bit 15 (the leftmost bit of a 16-bit address) down to bit 0, as in Table 1.2. The sequence is typical of a binary search process called the ‘binary chop’. At each test exactly half of the remaining addresses, file records, list entries, or whatever are being searched are dropped from consideration.
Table 1.2. Binary address selection ($\text{ABCD}$).

<table>
<thead>
<tr>
<th>Bits tested</th>
<th>Group in (hex)</th>
<th>Group out (hex)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(high byte)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>8000 to FFFF</td>
<td>0000 to 7FFF</td>
</tr>
<tr>
<td>10</td>
<td>8000 to BFFF</td>
<td>C000 to FFFF</td>
</tr>
<tr>
<td>101</td>
<td>A000 to BFFF</td>
<td>8000 to 9FFF</td>
</tr>
<tr>
<td>1010</td>
<td>A000 to AFFF</td>
<td>B000 to BFFF</td>
</tr>
<tr>
<td>10101</td>
<td>A800 to AFFF</td>
<td>A000 to A7FF</td>
</tr>
<tr>
<td>101010</td>
<td>A800 to ABFF</td>
<td>AC00 to AFFF</td>
</tr>
<tr>
<td>1010101</td>
<td>AA00 to ABFF</td>
<td>A800 to A9FF</td>
</tr>
<tr>
<td>10101011</td>
<td>AB00 to ABFF</td>
<td>AA00 to AAFF</td>
</tr>
<tr>
<td>(low byte)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>AB80 to ABFF</td>
<td>AB00 to AB7F</td>
</tr>
<tr>
<td>11</td>
<td>ABC0 to ABFF</td>
<td>AB80 to ABBF</td>
</tr>
<tr>
<td>110</td>
<td>ABC0 to ABDF</td>
<td>ABE0 to ABFF</td>
</tr>
<tr>
<td>1100</td>
<td>ABC0 to ABCF</td>
<td>ABD0 to ABDF</td>
</tr>
<tr>
<td>11001</td>
<td>ABC8 to ABCF</td>
<td>ABC0 to ABC7</td>
</tr>
<tr>
<td>110011</td>
<td>ABCC to ABCF</td>
<td>ABC8 to ABCB</td>
</tr>
<tr>
<td>1100110</td>
<td>ABCCC and ABCD</td>
<td>ABCE and ABCF</td>
</tr>
<tr>
<td>11001110</td>
<td>ABCD</td>
<td>ABCCC</td>
</tr>
</tbody>
</table>

The chopping sequence of Table 1.2 is shown as a two-phase operation to highlight another important organisational feature of the 6809's memory: pages. Memory is divided into 256 pages which are numbered by the high order byte of the full two-byte address. The 6809 has a single-byte register which can be set to hold any page number and special Direct Page instructions which need only a 1-byte address to specify any one of the 256 different locations within the currently addressed page.

Having reached memory location $\text{ABCD}$, we find that it contains 8 bits, each one either a 0 or a 1. What can this collection of bits stand for?

1. An unsigned value between 0 and 255 ($00$ to $FF$).
2. A signed value between $-128$ and $+127$ ($80$ to $7F$).
3. Part of a larger number, perhaps 16 or 32 bits long.
4. Part of an address (high or low order byte) pointing to another memory location.
(5) A collection of individual bits, each of which will light up a dot on the display screen if it is set.
(6) An ASCII character code (see Appendix D).
(7) A sequence of bits to cause branching in a program.
(8) Part of a machine code instruction.
(9) A voltage pattern for a D to A converter.
(10) Nothing at all.

The last item (10) possibly surprised you. If it did then that means you had assumed the contents of memory location $ABCD$ would mean something. Quite a lot of human assumptions are wrong but, since we survive as individuals and as a species, many of them must be more or less right. Assumption is a major factor in human thinking—it enables us to respond quickly to the real world. Computers don't make assumptions, they act on exact data; but programmers are apt to make the most unreasonable and disastrous assumptions.

\[Fig. 1.4. \text{Structuring information.}\]
That you may have assumed that $ABCD$ contained valid data was probably my fault for presenting the possible uses (or non-use) of the memory byte as an unstructured list – useful, perhaps, for getting a few ideas down quickly and fitting the shape of a book page, but not much else. Lists of that type don’t show up any groupings which emphasise the different relationships or associations between the entries. Even worse, they tend to obscure vital information, like the need to be sure that the location contains data and not just rubbish. Data (or information) structures, such as the binary tree (see Fig. 1.4), help to make explicit those facts which we might take for granted and also describe the connections between items.

Structure is the subject of the next chapter and the types of data use given in the list are dealt with at various places throughout the book. The list, by the way, is not definitive: the uses we can make of bits and bytes are limited only by our imagination.

**Out of machine code**

6809 machine code consists of a limited set of numerical instructions, from one to five bytes in length, which the processor decodes and then acts on. The processor uses the individual bits of the instructions while we see them as bytes, usually expressed in hex form. But people are not very good at associating pure numbers with specific operations (New York City police excepted – ‘I have a suspected 159 on 5th and 12th’) even though we might eventually learn to recognise instructions in numerical form.

All machine code programming is done in assembly language where each operation type is given a mnemonic (memory aid) abbreviation of the action, the CPU registers have names like A, X, PC, etc. and even addresses and data may have descriptive labels attached to them. An assembler will let you program in this symbolic form and then assemble, or translate, your symbolic source program into object code – the actual machine code.

If all you want to do is add a few simple machine code subroutines to your BASIC programs to speed up games or control external hardware, you should get by with the process known as hand assembly. You will still need to use assembler type mnemonics and labelling in writing your programs on paper but then you do the tedious job of translation into the numerical code form. DATA statements can be used along with a short READ ... POKE routine
written in BASIC to store the instruction bytes in memory. EXEC, USR or similar BASIC functions should pass control to the address you specify.

Hand assembly of larger routines or complete machine code programs is very laborious. For work of this kind it is practically essential to use an assembler. The usual features of 6809 assemblers are described in Appendix B, and Appendix C gives the 6809 instruction set in both assembler and numeric code forms. If you are not familiar with 6809 instructions then this is a good time to read those two appendices.
Chapter Two
How to write Machine Code Programs

The title of this chapter is, perhaps, a little over-enthusiastic since the art of programming has filled several multi-volume books. All I can do here is throw you a few hints – some dos, don’ts, whys and why-nots – that may help to make machine code programming somewhat easier than it might otherwise be.

Machine code is a lot more difficult than BASIC for quite a number of reasons. Here are some of the main ones.

(1) All of the instructions are simpler (i.e. they do less) than BASIC commands, so you need more of them.
(2) BASIC deals with all the addressing for you. In machine code you have to decide where to put both programs and data.
(3) BASIC uses English words (more or less) and nice neat mathematical expressions and so is fairly easy to read even without REM statements. You need to be a machine to read machine code!
(4) BASIC programs can (but shouldn’t) be written at the computer. Machine code must be written out on paper first. Even the best assemblers can show only a few instructions on the screen at any one time.

All these reasons suggest that, while you can get away with writing BASIC programs at the computer by spending an inordinate amount of time in EDIT mode, machine code must be approached in a more organised fashion. In fact the actual coding of the program should not take place until you have worked out a complete structured design. This might seem a little hard when possible code sequences are already suggesting themselves to you, but programs are far easier to change in the design stage than when a lot of code is already in place.

Another reason for delaying the writing of code until the design is complete is that it forces you to produce documentation for the program. Documentation produced in the design stage acts as a
route map through the program. Without it large programs are extremely difficult to read and tracing the flow of control (the order in which various parts are executed) during debugging can be almost impossible.

Structure is basically of two types. The first type shows the breakdown of the program into dependent parts, each of which can be further subdivided until a complete tree structure exists of the program. This will not be a binary tree - each part can be divided into many smaller parts. The second type of structure is developed from the first and shows program flow.

**Program structure**

Computers are unaware of any logic more complex or detailed than that found in a single instruction. Each instruction is dealt with in isolation from, and without regard to, any other program instruction. Structure, then, exists only for the benefit of the programmer, not the computer.

Structuring a program is a top-down process. Don't be tempted to work out a section at quite a low level and then try to fit it in. Working from the top down means that at each stage you can forget about a large part of the program and concentrate your efforts on just one main branch. Follow the branching down religiously, keeping each part of the program separate. At some point in the proceedings you might notice that the branch you are working on includes processes that are the same as those of another branch already completed. It might seem a worthwhile idea to join these branches together at this point - but don't. When you come to design the program flow the identical parts can be written as a common subroutine or block of subroutines. Structurally, they are entirely independent.

There are no hard and fast rules about where and when to divide into parts. This is where programming skill comes in. Practice might not make perfect but it certainly helps you to see where a program can usefully be split up. Sometimes the divisions are obvious but at other times, especially in the higher levels, programs seem to defy you to split them into logically distinct parts. If divisions don't immediately suggest themselves then a rule of thumb is to aim at about half a dozen separate parts of equal weight. A short period of enlarging the scope of some parts at the expense of others, joining up thinned down parts or further splitting grossly enlarged parts should
ensue. Eventually you will find the inherent structure of the program. Why half a dozen divisions? We are back to the 'Magical Number Seven, Plus or Minus Two'. It really is difficult to understand the structure of a program if all the splits are into a dozen or more parts, sub-parts, and so on. If that appears to be happening then have a rethink and see if you cannot produce a more readable structure. After all, the structure is there to help you find your way easily through the program.

![Diagram of PLOT structure]

**Fig. 2.1.** PLOT structure.

Figure 2.1 shows a structure chart of the PLOT routine from the chapter on high resolution graphics. Subroutines of this kind sit right at the bottom of the structure tree (structure trees grow downwards) and usually comprise no more than three or four levels. The lowest level is at a point where each box represents only a dozen or so instructions at most and preferably only two or three. This is the point at which to stop dividing. Extending the design to another level would mean taking into account the actions of individual instructions. There are three (at least) good reasons for not doing that: (1) you might later want to write the program for another processor with very different instruction capabilities, (2) at this stage you cannot be sure which registers are going to be used nor the way in which data will be addressed or accessed, and (3) the structure
chart only shows the interdependence of the parts, not the program flow which will directly affect coding.

Program flow

Flow charts describe the order in which each part of the program is dealt with by the computer and are a development from the structure charts. They don't stick to rectangular boxes but use several box shapes from a standard set of symbols. You can buy flow chart templates with about twenty different symbols on them. They usually have labels giving the meaning or use of each symbol. Look for templates which conform to ISO Standard 1028, ANSI X3.5-1970 or BS4058. Figure 2.2 shows the four main symbols used in drawing flow charts. Other symbols are mostly concerned with differentiating media for storage or display – magnetic tape, visual display, punched card, etc. The shapes are meant to symbolise different actions and the order in which the actions are performed is described by a flow line which commonly has arrowheads to show the direction of flow. Arrowheads are, however, totally unnecessary for the flow lines in a structured flow chart and you should avoid
them like the plague. They allow you to produce unconventional and pathological structures which are difficult to read and to code. Flow charts that don’t rely on arrowheads have to be written, or drawn, to a set of standard constructs which help to make the subsequent coding clear, simple and quick.

There are three basic types of construct: sequence, iteration (looping) and selection (branching or decision). Through all these constructs the general direction of flow is downwards, entering at just one point (the top) and leaving at just one point (the bottom).

![Fig. 2.3. Sequence.](image)

Selection and iteration also have internal lines which flow left, right or upwards. Figure 2.3 shows a sequence of three processes. The flow goes straight down through each process in turn.

Selection, shown in Fig. 2.4, is a binary decision with only two possible results. Flow is either to the right or left, not both. The left and right paths do not have to be labelled since the result of a binary decision is always either false, no, 0 (to the left) or true, yes, 1 (to the right). The flow lines stretch out horizontally far enough to
Fig. 2.4. Selection: (a) skip if false, (b) if then ... else, (c) skip if true.

accompany the width of the different option boxes and then turn down. At the bottom they turn inwards, join in the centre and exit as a single line of flow.

Iteration is usually a REPEAT UNTIL or REPEAT IF function. The processes repeated have to be performed at least once, as in Fig. 2.5. The internal flow line leaves the end-test decision box on the left (repeat if result false) or on the right (repeat if result true) and moves out far enough to clear the process box. It then turns upwards until it reaches the start of the process to be repeated where it turns back in to join the downward flow line. A side join always means that the flow has come from the end of an iteration construct. The other line leaving the decision box does not come out horizontally from the other side, as it does in the selection construct. In this case it is a

Fig. 2.5. Iteration: REPEAT UNTIL (a) true, (b) false.
fallthrough line, i.e. the test result matches the UNTIL (or does not match the IF) condition and flow falls through to the bottom of the construct. REPEAT UNTIL gives the fallthrough condition. REPEAT IF gives the looping condition.

The process inside a REPEAT construct is always performed at least once because the loop-test is at the end. Occasionally we need an iterative structure which will allow the process to be skipped entirely with a test right at the start of the construct, before the process box(es). This is a DO WHILE situation. While a certain condition applies, the process will be performed. The iteration ends as soon as the condition ceases to hold. DO WHILE is actually a composite construct made up of an initial selection for the possible ‘skip process’ and a normal REPEAT IF to determine if the condition holds for a repeat. Figure 2.6 (a) shows the composite structure of DO WHILE.

![Fig. 2.6. DO WHILE true: (a) well structured, (b) pathological.](image)

A pathological form of DO WHILE is often found in flow charts and is shown in Fig. 2.6(b). It does not conform to good structure standards in two ways: (1) the loop-back line could turn either right or left at the point indicated by the question mark and so could cross the exit line, and (2) the exit is from the side of the construct and could, without due care, give rise to extreme forms such as that in
Fig. 2.7. The pathological DO WHILE is used quite a lot in coding with the justification that a simple 2-byte BRA instruction can replace a complex test and decision many bytes long. Optimization of this kind is often necessary when large programs have to be packed into a small amount of available memory. The flow chart design, however, should precede coding, particularly any optimization, so only the well-structured forms should be used at this stage.

Figure 2.8 shows the flow chart constructed from the PLOT structure chart (Fig. 2.1). All third level actions are incorporated in
the GET ADDRESS and PLOT ADDRESSED POINT process boxes. Flow charts can be drawn at various stages of the structured breakdown to illustrate more clearly how program control passes through any part of the program.
PLOT is used repeatedly by the routine LINE to plot each point on the line it draws. Figure 2.9 is a high level flow chart showing where PLOT fits in. The double sides of the PLOT process box show...
that it is a separate subroutine or independent procedure called by LINE. Even in a more detailed flow chart showing deeper levels the double sided box remains unexpanded – its structure and flow are shown on its own different chart.

Coding, testing, debugging

If you have prepared detailed structure and flow charts then this stage will be fairly straightforward and easy. If you have not you might end up in a tangle almost as soon as you start.

The lowest level boxes on your structure charts should name tasks that can be coded in a dozen instructions or less. These short sequences of code are the basic action routines. They perform some process or change on data fed to them from the next higher level and then pass the result back. All higher level tasks are concerned with some form of management – Which data? Which processes? What order? The entire edifice echoes the worker-management pyramid structure found in industry.

This distinction can prove important in coding and testing. Most of the bottom level routines can each be coded and tested in complete isolation from other parts of the program. Testing is a matter of inputting test data and checking output result for any errors. Test data is data at the extremes of the range of data the routine is designed to act on. For example, a routine which acts on ASCII hexadecimal digits and not other values would need to be tested with:

$2F (/)  $30 (0)  $39 (9)  $3A (:)
$40 (@)  $41 (A)  $46 (F)  $47 (G)

These are the codes at the end of, and immediately outside, the two groups used for hex digits. Other test data might be values in the range $80 to $FF which are not used as ASCII codes.

Routines at higher levels should be coded and tested from the top down. The highest levels will consist mainly of subroutine call instructions and branches selecting which lower parts to use. Here again test data can be fed to the routines being tested, this time from below. Many of the routines called by these levels might not yet be tested, or even written. They can often be emulated by a simple RTS (Return from Subroutine) instruction, possibly after setting or resetting necessary flags in the Condition Codes register by ANDCC
Table 2.1. Monitor commands.

<table>
<thead>
<tr>
<th>Command</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>Breakpoint</td>
<td>Insert Software Interrupt (SWI) at given address, saving replaced code byte.</td>
</tr>
<tr>
<td>Copy</td>
<td>Transfer a block of memory to new location.</td>
</tr>
<tr>
<td>Dump</td>
<td>Display a block of memory contents in hex.</td>
</tr>
<tr>
<td>Enter</td>
<td>Direct keyboard input of code or data bytes, either as hex-pairs or ASCII.</td>
</tr>
<tr>
<td>Exit</td>
<td>Exit monitor for other system software, e.g. BASIC or assembler.</td>
</tr>
<tr>
<td>Fill</td>
<td>Fill a block of memory with one value.</td>
</tr>
<tr>
<td>Go</td>
<td>Execute program at address in displayed PC register.</td>
</tr>
<tr>
<td>Jump</td>
<td>Execute program at given address.</td>
</tr>
<tr>
<td>Load</td>
<td>Load machine code program from tape or disk.</td>
</tr>
<tr>
<td>Register</td>
<td>Display contents of all registers, allowing them to be changed.</td>
</tr>
<tr>
<td>Save</td>
<td>Save machine code program on tape or disk.</td>
</tr>
<tr>
<td>Single-step</td>
<td>Execute program one instruction at a time, on key press, displaying all register contents and current instruction code at each step.</td>
</tr>
<tr>
<td>System</td>
<td>Alter computer system parameters, e.g. print speed, I/O rate, display mode.</td>
</tr>
<tr>
<td>Trace</td>
<td>Print control path of program during execution, i.e. address of every instruction executed.</td>
</tr>
</tbody>
</table>

and ORCC instructions. Such subroutine stubs are normally all that is needed to test the logic of the top levels.

The essential tools for coding, testing and debugging are an editor-assembler and machine code monitor. It is desirable to have these both resident in the computer in ROM form. Versions which have to be loaded into RAM from tape or disk can be corrupted by a faulty object program. The normal features of 6809 assemblers are described in Appendix B. Monitors are used on the assembled object code, not on the source program, allowing you to examine and change the contents of individual memory locations and registers. The features to look for in a monitor are given in Table 2.1.
Program documentation

Structure and flow charts form the major part of the documentation for the design stage. They often need to be supplemented by (a) definitions of the program, data and system on which the program is to run, and (b) decision tables showing conditions (cause) and actions (effect) for any complex decisions made in the program. A full description of this further documentation is beyond the scope of this book. For a full and very readable treatment of structure and documentation, I urge you to read the book by Tom DeMarco (see the Further Reading list).

The design documentation can help in producing documentation for the assembly language program, the names and descriptions of processes being transferred straight to the code routines. Documentation of the source program is essential – a bare list of several hundred assembler instructions is not much easier to understand than actual machine code.

Each clearly distinct part of the source program should have header information: its name, brief details of its action or task, the data input to it and output from it, any registers or memory changed by it, names of the subroutines that it calls, the maximum number of (hardware) stack bytes that it uses and the execution time in clock cycles if this is important. This information can be given on complete comment lines preceding the code.

Assemblers also offer the facility of adding comments after each instruction. Use this gift to the full. The comments written alongside the instructions should not just describe the individual actions of each instruction but should also make clear the full task performed by sequences of code. Using them as a rehydrated version of the mnemonics will not hold much water when, months later, you need to update the program and have to work out what the code is actually doing. The following routine L1234 is an example of atrocious program documentation.

L1234  LDA  #$FB  ;load A with 251
       STA  2,X  ;store A at (X+2)
       LDA  .X  ;load A from (X)
       ANDA  #$20  ;AND A with 32
       BNE  L1235  ;branch if not equal
       BEQ  L1236  ;branch if equal
Rewriting it as CHKEYZ informs you of what the sequence is doing.

;CHKEYZ - test for Z key press. X = $FF00
CHKEYZ    LDA    #%111111011 ;write Z col. mask to out-reg.
             STA    2,X ;at $FF02 and read rows-in
             LDA    ,X ;from reg. at $FF00. Mask
             ANDA   #%00100000 ;out non-Z rows, then branch
             BNE    NOKEYZ ;to "Z not pressed" or else
             BRA    KEYZ ;to "Z pressed" routines.

Other differences between the routines are (a) CHKEYZ and the other labels used are abbreviations of the actions performed or the special entry conditions of the routines but L1234, L1235 and L1236 are meaningless, (b) binary numbers are used in CHKEYZ to draw attention to the fact that it is the bit-patterns and not numerical values that are being used, and (c) the use of BRA in CHKEYZ informs you that there is no fallthrough from the routine whereas this fact is not at all clear in the L1234 routine.

Now that the actions of the routine have been made plain it is obvious that the program is badly structured. Unless either NOKEYZ or KEYZ immediately follows CHKEYZ, the routine is doing two jobs – checking for Z key press and selecting from two processes. The use of indexed addressing to write to and read from the PIA registers at $FF02 and $FF00 is also unnecessary since those addresses are fixed, and it means that the routine depends on the X register being set at $FF00 on entry. These problems should have been sorted out during the program design stage. Good program documentation can highlight design errors – bad documentation would only hide them deeper.

Data

Purists regard data strictly as the plural of datum but computing convention has it as singular, collective, abstract or descriptive, so it is quite usual to say ‘data is’ rather than the grammatically correct ‘data are’. Data can be of three types: constant, variable and an inbetween sort referred to as parameter. Our old friend PLOT can again be helpful as an illustration since it uses all three types of data.

Constant data never changes. It can be written straight into the program code if necessary – for example, LDA #$FB – but there are often good reasons why it shouldn’t be. In PLOT, the conversion of the y coordinate to a vertical offset from the origin address requires,
as constant data, the line increment value. This is the difference between the addresses of two vertically adjacent screen locations and while the line increment may not be the same on different computers it is a constant within any particular computer. PLOT also uses an eight-byte table of constant data. Each byte in the table has one set bit corresponding to one of the eight possible dot positions in one screen location. This too remains unchanged.

Variable data is that which can take different values every time a code sequence is executed. It is usually input to a routine as values held in accumulator or index registers. Sometimes a routine may have to pick up variable data from memory. The vector input to PLOT in the form of register values is variable and so are the coordinates of the last point plotted which PLOT reads from memory.

Parameters are data that define or limit the action of a routine. The vector and co-ordinates are really parameters but the term is often kept for data which changes less often. Parameters in PLOT include the origin address and the number of horizontal and vertical dots on the display area. These are constant for long periods, perhaps for the entire program, but they may be changed to use different screen pages (in the Dragon or TRS-80 Color Computer) or to limit the size of a display window on the screen.

In a complete program constant data and parameters may need to be accessed by several routines. Common data of this sort should be put in a reserved area. Computer operating systems are often fixed in ROM and cannot be changed so their system variables or system parameters are written to an area of RAM where they can be accessed, and altered if necessary, by any of the routines in the system. Corrupting this data can cause a system crash.

Constants limited to a single routine can be written into instructions as immediate data (Immediate addressing mode). If the same data is used several times during the routine it should be equated to a label in the source program before the first instruction. The assembler will insert the actual data in the instruction when it meets the label as operand.

```
BSDATA EQU 10 ;base 10 data used in BASADJ
BASADJ LDD .X ;pick up value to adjust to
CMPB BSDATA ;base, if lo-digit is less
BCS SADVAL ;than base then skip, else
SUBB BSDATA ;adjust by subtracting base
INCA ;and inc'ing next place digit
SADVAL STD .X ;re-store adjusted value
RTS ;and end routine.
```
RASADJ adjusts the low order digit of a two-digit value picked up in the D register (A with B) to a base BSDATA. If we want to use a different base (any base from 2 to 255) only the value equated to BSDATA need be altered.

Routines often need workspace for temporary storage of variables and intermediate results. If the workspace requirements are only small – say, half a dozen bytes or less – then the 6809 hardware stack is as good a place as any. The hardware stack pointer S can be used in exactly the same way as any of the index registers, X and Y, or the User stack pointer U with the Indexed and Indirect addressing modes. However, you should never use memory immediately below the current stack position. Any interrupt occurring will stack the contents of the entire register set (or just PC and CC in a fast interrupt), overwriting and corrupting your workspace. The Dragon and TRS-80 Color Computer Timer function works by an interrupt every \( \frac{1}{50} \) second. If more than half a dozen bytes of workspace are needed a special area ought to be reserved immediately after the routine, or in a common area for use by several routines, using the assembler directive RMB.
Simple arithmetic is a fairly straightforward process which doesn't involve any computer hardware other than RAM and the processor itself, but it does bring in some commonly used and very important methods of memory addressing and program control so it is a good subject to start with.

The 6809 is an 8-bit processor and most of its instructions act on only one byte of data. It does have instructions to add, subtract and compare 16-bit (double byte) values but these are designed primarily for manipulating addresses. The processing of multi-byte values is usually best done inside a loop which deals with only one byte at a time although there are exceptional cases where 2-byte chunks can be processed.

MBADD adds the multi-byte binary number indexed by Y to that indexed by X and stores the result at a third location indexed by U. The values must all be the same length and this is input into the routine in B. An initial test is carried out on B to see if it is greater than $7F (127) and if it is then the routine aborts. This is because the accumulator offset indexing uses B as a signed value in the range $80 to $7F ($-128 to +127) and if a negative value were used then memory below the addresses in U, X and Y would be changed. With only positive values of B valid, the loop end test is on the state of the negative flag N which is 0 for all valid B and goes to 1 immediately after the highest order bytes (at U, X and Y) have been processed and B is decremented to $FF ($-1).

Before exit, B is incremented to set the zero flag Z and reset N to show that the addition has been performed.

**MBADD – Multi-byte binary addition**

*Stack* – 1.

*I/0* – Value at X plus value at Y stored at U.

B indexes the low order bytes from X, Y, U
(B = no. of bytes - 1). Invalid if B > $7F.
Output Z=0, N=1: input B too big (B > $7F)
   Z=1, N=0: add done, C = any carry out.

MBADD  PSHS  A  ;save A contents while A used.
TSTB  ;make sure B is valid (B < $80)
BMI  MBAEND  ;end Z=0, N=1 if it is not.
ANDCC  #%11111110  ;no carry in to addition.

;loop, processing each value place byte from lowest at
;R + B (R is U,X,Y) to highest at R + 0 (when B = 0).
;including carry from previous bytes addition.
MBALP  LDA  B,X  ;get 1st argument byte, add with
ADCA  B,Y  ;carry byte from 2nd argument
STA  B,U  ;and store to 3rd argument.
DECX  ;index next higher order bytes
BPL  MBALP  ;repeat till all added.

;set Z, reset N to show addition done. C unaffected by INC.
INCB  ;set valid output nags.
MBAEND  PULS  PC,A  ;exit MBADD, restoring A.

MBADD shows the basic form for any process which picks up a
string of bytes from one area, performs some change or
transformation on them (perhaps with reference to a different string
elsewhere) and then stores the new values in a different area. A few
simple changes are all that is needed to make the routine do various
other things. For example, changing ADCA B,Y to SBCA B,Y turns
MBADD into MBSUB – multi-byte subtraction. The result of the
operation need not go into a third area. Replacing STA B,U by STA
B,X will put the result back to the first argument. Deleting ADCA
B,Y from the routine turns it into a string transfer routine, moving
up to 128 bytes from an area indexed by X to one indexed by U.
Other methods of moving memory are shown in later chapters.

**Multiplication and division**

It is not very likely that you will need to multiply values up to 128
bytes in length but 8-bit and 16-bit multiplication and division
routines are often needed. The 6809 is much more sophisticated than
the other common 8-bit processors in that it boasts an 8-bit
multiplication instruction MUL which executes very quickly in only
11 clock cycles. Eight-bit division and 16-bit multiplication and
division can only be done by agonisingly slow software methods.
DIVAB is an 8-bit division routine (A remainder $B := A / B$). The action is the binary equivalent of the normal long division method, except that shift and rotate instructions are used to move the dividend ($A$) over the divisor ($B$) instead of $B$ being shifted down under $A$ as is normally done in a decimal paper-and-pencil long division. Being binary, the divisor can either not be subtracted from the dividend or can be subtracted only once at each digit place. The result of each subtraction that 'goes' is a set bit (1) and the result bit is 0 if the subtraction does not go. Since the dividend is being shifted out of $A$ by one bit in each iteration, the quotient can be shifted into $A$ as each bit is determined. After all eight dividend bits have been shifted from $A$ into $B$, the complete 8-bit integer quotient is in $A$ and $B$ holds the remainder.

**DIVAB - 8-bit unsigned binary integer division**

*Stack* - 3.

*Input* $A$ is the dividend, $B$ is the divisor.

*Output* $A$ is the integer quotient, $B$ the remainder.

*Notes* - If the divisor is zero then output $A = \$FF$ and remainder $B = \$FF$. Division by zero is normally considered an error.

```
DIVAB     PSHS B,CC ; save flags, put divisor on stack
LDB       #8 ; set up count for 8 bit-shifts
STB       .S ; on stack ("push" count).
CLRB      ; clear accumulator/remainder.

; loop 8 times, attempt subtraction of divisor at each digit
; place, forming quotient one bit at a time.
DABLP     ASLA ; shift next dividend bit to
           RORB ; remainder, clearing quot. bit.
           CMPB 2,S ; test if divisor can be subtracted
           BLO   DABLPT ; from remainder, and only if it
           SUBB 2,S ; can, subtract and set quotient
           INCA  ; bit at corresponding place.
DABLPT    DEC  .S ; repeat till all dividend shifted
           BNE   DABLPT ; and $A$ now quotient.

; put remainder into stacked $B$ (originally divisor) for
; pulling. Clear count byte, tidying stack for pull.
STB       2,S ; pulled $B$ to be remainder.
LEAS      1,S ; bump $S$ to remove count byte.
PULS      PC,B,CC ; exit, restoring registers.
```

Sixteen-bit division is done in exactly the same way but, of course, needs 16 iterations. Multiplication done bit by bit is somewhat the reverse of division; the multiplier is shifted out one bit at a time and
if the current bit is set then the multiplicand is added into the partial product. The two operations are shown symbolically in Figs. 3.1 and 3.2.

**Fig. 3.2.** Binary long multiplication.

**DIVXY** – 16-bit unsigned binary integer division

**Stack** – 8.

**I/O** – Input X is the dividend, Y is the divisor. Output X is the integer quotient, Y the remainder.

**Notes** – Division by zero results in output $X = \text{FFFF}$ and $Y = \text{input X}$ (dividend).

```
DIVXY  PSHS  Y,X,D,CC ;save registers used.
LDB    #$10  ;set up count for 16 bit-shifts
```
PSHS B ; on stack, since A and B used
CLRB ; as 16-bit accumulator/
CLRA ; remainder (D).

; loop 16 times, try to subtract divisor at each digit place,
; forming quotient one bit at a time. Quotient shifts in as
; dividend shifts out.
DIVLP ASL 5,S ; shift next dividend bit through
ROL 4,S ; into remainder (D), clearing
ROLB 5,S ; next quotient bit at bit 0 5,S.
ROLA
CMPD 6,S ; test if divisor can be subtracted
BLO DIVLT ; and skip (Q bit = 0) if not,
SUBD 6,S ; else it can so subtract and set
INC 5,S ; Q bit at corresponding place.
DIVLT DEC ,S ; repeat until all dividend
BNE DIVLP ; shifted. D now remainder.

; put remainder into stacked Y (originally divisor) for
; pulling quotient and remainder in X and Y. Clear count
; byte off stack so stack ready for pull.
STD 6,S ; remainder to stacked Y.
LEAS 1,S ; remove byte workspace off stack.
PULS PC,Y,X,D,CC ; exit. restore with Q and rem.

**MULXY** – 16-bit unsigned binary integer multiplication

**Stack** – 8.

**I/O** – Input X is the multiplier, Y is the multiplicand.

Output X and Y contain the 32-bit product.

MULXY PSHS Y,X,D,CC ; save registers, put arguments
LDB #16 ; on stack. Set up 16 loop count
PSHS B ; on top of stack. Clear accum.
LDD #0 ; for forming product.

; loop 16 times, shifting partial product up one place and
; next multiplier bit out to carry flag C. If multiplier bit
; set then add multiplicand in at correct place. Partial
; product does not interfere with shifting out multiplier.
MULLP ASLB ; shift partial product up
ROLA ; through D and stacked multiplier
ROL 5,S ; which shifts up to accommodate
ROL 4,S ; and gets next place bit to C
BCC MULLT ; no add in if place bit is 0,
ADDD 6,S ; else add multiplicand in to
BCC MULLT ; correct place and take care of
INC 5,S ; any carry up through higher
BNE MULLT ; order bytes of product, carry
INC 4,S ; won’t reach multiplier bits.
MULLT DEC ,S ;repeat until all multiplier
BNE MULLP ;shifted out and processed.
;put low order two bytes of product into stacked Y (input
;multiplier) for pulling 32-bit product in X and Y.
STD 6,S ;put product lo-bytes to stack
PULS B ;clear loop count off stack.
PULS PC,Y,X,D,CC ;exit, restore with XY = product.

**MULXY** uses the normal method of multiplication where there is no multiplication instruction to do the job. But since the 6809 does have an 8-bit **MUL** instruction a different method can be used – multiplying complete bytes at a time and adding the results in at the correct places. **MBYBY** does this for an 8-bit by 16-bit multiplication (B and Y := B * Y). The formula for the 24-bit product is:

\[(B \times Y_{\text{hbyte}} \times 256) + (B \times Y_{\text{lbyte}})\]

The method can be extended to a 16-bit by 16-bit multiplication or even further, but it is a long routine. The advantage is in speed – the byte method executes about twice as fast as the bit method. You pays your money and you takes your choice!

**MBYBY – 8-bit by 16-bit unsigned binary integer multiplication**

**Stack** – 5.

**I/O** – Input B is the multiplier, Y is the multiplicand. Output B and Y contain the 24-bit product.

**MBYBY**

PSHS Y,D,CC ;save regs and stack arguments
LDA 4,S ;get multiplicand lo-byte and
MUL ;mul by multiplier (in B) to get
STD 3,S ;part product to low 2 bytes.
TFR Y,D ;get m’cand hi-byte to A and
LDB 2,S ;m’plier to B, then clear
CLR 2,S ;product hi-byte for add in.
MUL ;mul hi-byte and do add in to
ADDD 2,S ;product high 2 bytes, back on
STD 2,S ;stack for pulling to B and Y.
PULS PC,Y,D,CC ;exit, restore with product.

**Pseudo-random numbers**

True random numbers are very difficult to come by so the usual approach is to generate a series which exhibits minimum regularity. This subject has produced much discussion in the machine code
series ‘PCW SUB SET’ in *Personal Computer World* (essential reading for assembly language programmers) where the conclusion was drawn that reasonably efficient 16-bit and 32-bit pseudo-random number generators could use the series

\[ R_{n+1} = (1509R_n + 41) \mod 2^{16} \]

and

\[ R_{n+1} = (69069R_n + 41) \mod 2^{32} \]

*Modulus* (or mod) \(2^{16}\) arithmetic is extremely simple in machine code. It means the remainder left after dividing a number by 65536, and that is exactly what you get if you just take the two lowest bytes of any result as the answer and discard bits 16 upwards. Mod \(2^{32}\) is the same but keeping the four lowest bytes.

Routines to generate both 16-bit and 32-bit random numbers on the 6809 appeared in ‘PCW SUB SET’ in May 1984. In both routines the numbers were held in memory indexed by \(U\). But, of course, a routine can work on a 16-bit value input in a register and that is what RANDOM does in order to produce a pseudo-random number at maximum speed – ideal for determining the random attack patterns of alien invaders.

The constant multiplier of the last random number (or seed), 1509, can easily be factorised to simplify the calculations:

\[ 1509R = (2 \times 3 \times 256 \times R) - (3 \times 3 \times 3 \times R) \]

The multiplications then reduce to the quicker shift, add and subtract operations.

*Random – 16-bit pseudo-random number generator*

*Stack – 3. Clock cycles – 75.*

\(I/O\) –  Input \(D\) is the previous random number or seed. Output \(D\) is the new random number, negative flag \(N\) is set if \(D > 7FFF\), zero flag \(Z\) is set if \(D = 0\).

*Notes –* Generator series \(R_{n+1} = (1509R_n + 41) \mod 65536\) is effected by using the identity, 1509 = \((6 \times 256) - 27\), and then using shift and addition instead of multiplication. Clock cycles are given against each instruction.

```
RANDOM  PSHS  D ;7,  (S) = R
        ASLB ;2,
        ROLA ;2,  D = 2R
        ADDD ,S ;6,  D = 3R
```
The same method can be used for a 32-bit random number generator with input and output in, say, the X and Y registers but the execution time will be more than double that of the 16-bit routine. RANDOM should prove adequate for any game since the series repeats only after 65536 different values.

The fact that it is a repeating series and will always produce the same sequence given the same starting value is a problem common to all pseudo-random number generators. Unless the computer system has some hardware device which can be assumed to have a different state each time a program is run – such as an on-board, real-time clock – then the usual method of finding a new seed is to seek keyboard input. Video display and keyboard reading are subjects for later chapters. For now, assume a message printing routine which asks for any key to be pressed and a routine to test for a keypress. The following program sequence will then produce a different value each time the program is run.

```
JSR REQUEST ;go print input request.
SEEDLP ADDD #1 ;continue to increment seed
JSR KEYCHK ;until keypress check results
BEQ SEEDLP ;in finding request met, then
;continue program with unique seed in D.
```
Chapter Four

PIAs, SAM and Folding Memory

When you use BASIC, the technical or hardware side of the computer is almost totally hidden. This helps to make BASIC programming the relatively easy job that it is but it does prevent you from taking direct command of the computer. Machine code programming, on the other hand, puts you in full control of the whole system. The catch is that you have to know more than just the particular language used by the microprocessor: you need to know how to use the other hardware devices in the system.

Microcomputer systems are technically quite complex. Even an inexpensive home computer has a lot more to it than just a microprocessor and a few memory chips – for example, the parts list of the TRS-80 Color Computer takes up six (large) pages of the Technical Reference Manual (available from Tandy stores, Catalogue number 26-3193). Twenty-nine of the parts are integrated circuits, including the MC6809E CPU, two MC6821 PIA and a MC6883L SAM. The CPU is, of course, the microprocessor. The PIA and SAM chips are good examples of Input/Output and System Control devices which are discussed in general terms in Appendix A.

The 6820/6821 Peripheral Interface Adapter

The PIA is one of the most common parallel I/O devices used in 6809 systems. Parallel devices can input or output eight bits (one byte) of data simultaneously. They can also be used to emulate serial devices – which input or output a sequence of bits one at a time – by software control of just one line. The difference between the 6820 PIA and the 6821 PIA is only technical. As far as the programmer is concerned, the 6820 and 6821 are the same. The Dragon and TRS-80 Color Computer each have two 6821 PIAs, occupying the same
locations and configured similarly in both systems. The uses made by the Dragon of the PIA illustrate its extreme versatility so after a brief and, I hope, not too technical description of the PIA, we will look at what the Dragon does with it.

The PIA consists of two 8-bit ports, A and B, which can be considered identical for most purposes. Port A is usually configured for input and port B for output of data. Each port has three registers and occupies two memory locations as shown in Table 4.1, and this means that normal Read/Write memory is absent at the addresses used by the PIA. It is the usual practice to locate PIAs and other memory mapped devices well away from User-RAM. Nevertheless, you must always be careful, especially when using Indexed or Indirect addressing, not to write data accidentally to an I/O or control device or you could crash the system.

Since the Peripheral and Data Direction registers share the same address, both cannot be used at the same time. There is a good reason for this. The DR bits determine whether the corresponding PR bits are input or output. If a DR bit is reset (0) then the same-place bit in the PR is an input bit; if the DR bit is set (1) then the PR bit is an output bit. Consequently the PR can be set to include a mixed pattern of input and output bits. Once the system has been initialised to a specific PR input/output configuration, the DR can be hidden behind the PR to ensure that no accidental change takes place. Obviously there has to be some way of selecting which of the DR and PR you want to address and bit 2 in the port Control Register (CR-2) is used to switch between the Direction and Peripheral Registers, as shown in Table 4.2. RESET of the system (as at power-up) clears the CR, thus automatically selecting the DR ready for initialisation.

The following code sequence will configure a PIA port A so that bits 7 to 4 of the Peripheral Register are input lines and bits 3 to 0 are output lines. Note that bit 2 of the Control Register must be cleared (reset) and set using bit logic operations so that no other CR bits are affected.

```
LDA CRA ;clear CRA-2 to address DRA
ANDA #%11111111 ;without changing any
STA CRA ;other CRA bits.
LDA #%00001111 ;make PRA-7 to 4 input and
STA DRA ;PRA-3 to 0 output by
LDA CRA ;writing to DRA. Re-address
ORA #%0000100 ;PRA without changing
STA CRA ;other CRA bits.
```
Table 4.1. PIA registers with Dragon addresses.

<table>
<thead>
<tr>
<th>Port</th>
<th>Registers</th>
<th>Dragon Addresses</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>PIA 0</td>
</tr>
<tr>
<td>A</td>
<td>Peripheral Register (PRA) or Data Direction Register (DRA) or Control Register (CRA)</td>
<td>$FF00</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$FF01</td>
</tr>
<tr>
<td>B</td>
<td>Peripheral Register (PRB) or Data Direction Register (DRB) or Control Register (CRB)</td>
<td>$FF02</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$FF03</td>
</tr>
</tbody>
</table>

Table 4.2. PIA register select (CR-2).

<table>
<thead>
<tr>
<th>CR bit 2</th>
<th>Register selected</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Data Direction Register</td>
</tr>
<tr>
<td>1</td>
<td>Peripheral Register</td>
</tr>
</tbody>
</table>

Now we can input and output up to eight bits of data at a time to a peripheral (keyboard, remote terminal, disk drive, etc.) by reading from or writing to a Peripheral Register in the PIA. The problem is knowing when to send the data or receive it. A 6809 CPU running at 2MHz can transfer data from memory through an output configured PR at speeds in excess of 180000 bytes a second but the peripheral on the receiving end could be a slow printer tapping away at only 12 characters a second. So how can the PIA – the chip in the middle – reconcile the two?

The A and B ports are not, in fact, limited to just the eight I/O lines running from each Peripheral Register. There are two further lines to each port, connected this time to the Control Registers. These control lines are used for interrupt and handshaking signals and may also be used to output a steady voltage.

When interrupt and/or handshaking signals are used the fast CPU can get on with other processing tasks while waiting for a
'ready' signal from a slow peripheral. If an interrupt is used the peripheral can command the CPU to stop whatever it is doing and jump to a routine dealing with the peripheral's request, resuming the interrupted task when the request has been dealt with. If interrupts are not used the program being run must periodically check for a ready signal indicating that a handshake process has begun.

In an input handshake the peripheral puts data on the data lines and a ready signal on a control line (this may cause an interrupt).

Table 4.3. Control of PIA interrupts on control lines C1 and C2.

<table>
<thead>
<tr>
<th>C1</th>
<th>C2</th>
<th>Control Register (CR) bit use</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td><strong>Flags</strong></td>
</tr>
<tr>
<td>CR-7</td>
<td>CR-6</td>
<td>Transition (interrupt occurred) flags.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Set (1) by control line transition.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reset (0) by CPU read of Peripheral Register.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Control bits</strong></td>
</tr>
<tr>
<td></td>
<td>CR-5</td>
<td>C2 input select (CR-5 = 0). C1 always input.</td>
</tr>
<tr>
<td>CR-1</td>
<td>CR-4</td>
<td>Select effective transition:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If CR-1 (CR-4) = 0 then high to low.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If CR-1 (CR-4) = 1 then low to high.</td>
</tr>
<tr>
<td>CR-0</td>
<td>CR-3</td>
<td>Interrupt disable/enable:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If CR-0 (CR-3) = 0 then interrupts disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If CR-0 (CR-3) = 1 then interrupts enabled.</td>
</tr>
</tbody>
</table>

After the CPU has read the data it sends an 'acknowledge' signal back to the peripheral. The peripheral does not send further data until it has received the data acknowledged signal. In an output handshake the peripheral puts a signal on a control line to say that it is ready to receive data. The CPU then puts data on the data lines and a data ready signal on a control line. In both cases it is the peripheral which sends the first control signal and does the waiting.

The PIA has an automatic mode where reading data from the PRA causes a data acknowledged signal to be sent and writing data to the PRB causes a data ready signal to be sent. This is the only difference between the A and B ports.

Control line 1 is input only and is usually tied to the IRQ or FIRQ interrupt lines of the CPU. Any transition (change in the voltage level) on it sets a flag in bit 7 of the PIA Control Register (CR-7). CR-7 is cleared only by a CPU read of the Peripheral Register. Two
Table 4.4. Automatic output signals on PIA Control line 2.

<table>
<thead>
<tr>
<th>Control bits</th>
<th>Control line 2 (CA2 or CB2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CRA-4 CRA-3</td>
<td>CA2 signals</td>
</tr>
<tr>
<td>0 0</td>
<td>Low (acknowledge signal) after CPU read from PRA until transition on CA1.</td>
</tr>
<tr>
<td>0 1</td>
<td>Low for 1 cycle after CPU read from PRA.</td>
</tr>
<tr>
<td>CRB-4 CRB-3</td>
<td>CB2 signals</td>
</tr>
<tr>
<td>0 0</td>
<td>Low (acknowledge signal) after CPU write to PRB until transition on CB1.</td>
</tr>
<tr>
<td>0 1</td>
<td>Low for 1 cycle after CPU write to PRB.</td>
</tr>
</tbody>
</table>

Bits in the Control register, CR-1 and CR-0, are used to control interrupts on line 1. Control line 2 can be either input (CR-5=0) or output (CR-5=1). As an input line it behaves like line 1 except that CR-6 is the flag and CR-4 and CR-3 the control bits. Table 4.3 summarises PIA interrupt control.

When bit 5 of the Control Register is set (1), Control line 2 is an output line and CR bits 4 and 3 serve different purposes. Bit 4 determines if the signal will be automatic (CR-4 = 0) or software controlled (CR-4 = 1). Automatic signalling is shown in Table 4.4. With line 2 under software control the signal is constantly low (0 volts) when CR-3 = 0 and constantly high (usually +5 volts) when CR-3 = 1. Control line 2 can thus be used as an off/on switch by setting bits 5 and 4 of the Control Register and writing a switch bit to CR-3: 0 = OFF, 1 = ON.

PIA and the Dragon

The Dragon keyboard is a simple matrix connected to both Peripheral Registers of PIA 0 (see Table 4.5). Any single column can be activated by writing a zero to the corresponding bit of PRB, making sure that all other bits are ones. Bits 6 to 0 of the eight bits input from PRA will be all set (ones) if no key in that column is being pressed. If a key is being pressed then a reset (0) bit in the input data
identifies the keyboard row. Bit 7 of the PRA is used for joystick comparison and may be 0 or 1. The whole keyboard can be scanned by iterating eight times and writing a zero to a different column in each iteration. This way, any combination of the 52 keys can be used simultaneously and identified.

**Table 4.5. PIA 1/O on the Dragon keyboard.**

<table>
<thead>
<tr>
<th>PIA 0 PRA Row input from keyboard</th>
<th>PIA 0 PRB Column output to keyboard</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>6 5 4 3 2 1 0</td>
</tr>
<tr>
<td>6</td>
<td>shift break clear enter</td>
</tr>
<tr>
<td>5</td>
<td>space</td>
</tr>
<tr>
<td>4</td>
<td>W V U T S R Q P</td>
</tr>
<tr>
<td>3</td>
<td>O N M L J H</td>
</tr>
<tr>
<td>2</td>
<td>G F E D C B A @</td>
</tr>
<tr>
<td>1</td>
<td>/</td>
</tr>
<tr>
<td>0</td>
<td>7 6 5 4 3 2 1 0</td>
</tr>
</tbody>
</table>

* not used.

TRS-80 Color Computer keyboard has a different arrangement.

The following two subroutines check for either the BREAK key being pressed (BRKCHK) or the key identified by row and column (KEYCHK). The pattern of keys pressed has to match exactly the input patterns or Z will be returned reset. To test for any keypress, make B = 0 and A = $FF$ then output Z will be set if no keys are pressed and reset if any are.

;BRKCHK - check BREAK press. Output: Z=1 if BREAK.
;subs: KEYCHK.
BRKCHK  PSHS  D    ;Save A & B. Load A & B with
   LDA  #%10111111  ;patterns to exclusively
   LDR  #%11110111  ;identify BREAK key
   BSR  KEYCHK     ;in KEYCHK action.
   PULS  PC,D      ;exit, Z=1 if BREAK.
;KEYCHK - check key press. Input: A, B = row, cols pattern.
;output: Z=1 if key(s) pressed match pattern.
KEYCHK PSHS D ;Save A & B. Write cols to PRB
STB $FF02 ;from B. EOR read of PRA clears
EORA $FF00 ;equal bits, sets different bits.
AND A #%01111111 ;clear unused line, bit 7.
PULS PC,D ;exit, Z=1 if match.

Unfortunately, the keyboard is not the only device to use PRA and PRB. The joystick fire buttons are tied into PRA-0 and PRA-1, making it hazardous to attempt using both at once. Since it is unlikely that you would want to use joysticks and keyboard at the same time, though, the PIA bits can serve two functions. Similarly, PRB is used both to activate the keyboard and for sending data out to a printer – several control signals ensuring that the two functions are not confused. Tables 4.6 and 4.7 show the uses the Dragon makes of its two P1As.

Table 4.6. Dragon PIA 0 uses.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Uses</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRA-0</td>
<td>Keyboard row input.</td>
</tr>
<tr>
<td>PRA-1</td>
<td>Keyboard row input.</td>
</tr>
<tr>
<td>PRA-2 to 6</td>
<td>Keyboard row input.</td>
</tr>
<tr>
<td>PRA-7</td>
<td>Joystick comparator.</td>
</tr>
<tr>
<td>CRA-0</td>
<td>TV horizontal sync control bits.</td>
</tr>
<tr>
<td>CRA-1</td>
<td></td>
</tr>
<tr>
<td>CRA-2</td>
<td>DRA/PRA select.</td>
</tr>
<tr>
<td>CRA-3</td>
<td>(CA2) MUX select lo-bit. (sound, joysticks)</td>
</tr>
<tr>
<td>CRA-4</td>
<td>set } Makes line CA2 an output switch</td>
</tr>
<tr>
<td>CRA-5</td>
<td>set } under software control of CRA-3.</td>
</tr>
<tr>
<td>CRA-6</td>
<td>not used (CA2 is output).</td>
</tr>
<tr>
<td>CRA-7</td>
<td>(CA1) Horizontal sync interrupt flag.</td>
</tr>
<tr>
<td>PRB-0 to 7</td>
<td>Keyboard column output. Printer output.</td>
</tr>
<tr>
<td>CRB-0</td>
<td>TV frame sync control bits.</td>
</tr>
<tr>
<td>CRB-1</td>
<td></td>
</tr>
<tr>
<td>CRB-2</td>
<td>DRB/PRB select.</td>
</tr>
<tr>
<td>CRB-3</td>
<td>(CB2) MUX select hi-bit. (sound, joysticks)</td>
</tr>
<tr>
<td>CRB-4</td>
<td>set } Makes line CB2 an output switch</td>
</tr>
<tr>
<td>CRB-5</td>
<td>set } under software control of CRB-3.</td>
</tr>
<tr>
<td>CRB-6</td>
<td>not used (CB2 is output)</td>
</tr>
<tr>
<td>CRB-7</td>
<td>(CB1) Frame sync interrupt flag. Timer.</td>
</tr>
</tbody>
</table>
The Dragon does not need a particularly complex system of interrupt and handshake signals so the designers have used Control line 2 of all four ports as switches of one kind or another. That is the reason why CR-4 and CR-5 are always set and CR-6 is not used. Writing a zero to CR-5 would make C2 an input line, disabling it as a switch. Writing a zero to CR-4 (with CR-5 = 1) would make output automatic and a signal would be sent out every time the CPU read from PRA or wrote to PRB. Changing the configuration of the C2 lines would disable sound, joysticks and cassette motor control.

The 2-bit configurations 00, 01, 10 and 11 can be written to CRB-3 and CRA-3 (Control Register bit 3 in both B and A ports of PIA 0).
along with a single-bit sound enable (set CRB-3, PIA I) to produce a four-state sound select system. The lines are tied to an analogue multiplexer (MUX) which selects between the 6-bit D/A converter, cassette, cartridge or a non-implemented fourth device as a sound source. The sound enable bit (CRB-3, PIA I) is, of course, Control line 2 from the second PIA's B port used to switch on or switch off the sound. Control line 2 from the A port of PIA 1 is also used as a simple on/off switch, this time for computer control of the cassette motor (MOTORON, MOTOROFF).

This, I'm afraid, is where we must leave the Dragon's fascinating P1As for now and move on to take a look at what SAM is doing. The Dragon and TRS-80 Color Computer books in the Further Reading list will tell you more about the uses made of the PIA by these two similar computers.

The Dragon and SAM

The use of the rather familiar term 'SAM' instead of his—sorry! its—grandiose title Synchronous Address Multiplexer (His Excellency, the Controller of the Dynamic RAM) reflects the fact that it is a very user-friendly chip, even though it performs a complex and sophisticated job behind the scenes. It is SAM that provides the two clock signals \( E \) and \( Q \) which keep the 6809 CPU ticking over at a steady rate. Because of this, SAM can be programmed to make the CPU run at different speeds. A word of warning here: not all Dragons can be speeded up—they are only guaranteed to work at 0.9 MHz.

The \( E \) clock cycle is used by SAM to control access to the dynamic RAM used for both program and screen memory. The 6809 CPU

\[
\begin{align*}
E \\
\text{high} & \quad \text{CPU} & \quad \text{CPU} & \quad \text{CPU} \\
\text{low} & \quad \text{VDG} & \quad \text{refresh} & \quad \text{VDG} & \quad \text{refresh}
\end{align*}
\]

Fig. 4.1. CPU and VDG access to and refresh of dynamic RAM.
must access the memory every cycle and the Video Display Generator (VDG) must access it at least every two cycles. Also, dynamic RAM has to be *refreshed* every cycle or its contents will decay. The *multiplexing*, or interleaving of access, is performed by SAM allowing the CPU access on the high period of each cycle and the VDG access on alternate low periods. VDG access also refreshes the RAM and in the remaining low periods the refresh is performed by SAM. All this is achieved by routing the address bus from the CPU through SAM and having SAM produce the necessary signals to get data on the data bus when it is needed by the VDG.

VDG access and refresh are *transparent* actions to the CPU and the programmer – they don’t affect the execution of instructions in any way and they are beyond software control. Because SAM is used to emulate the VDG, however, it can be programmed to add an offset, in ½K increments, to the addresses used as screen memory. One drawback to this system is that SAM has also to be programmed to give the correct signals for the graphics mode currently operating in the VDG. Almost every time you alter the VDG mode by writing data to PRB-3 to 7 of PIA 1, the amount of memory used for display is changed and consequently you have to reprogram SAM – unless, of course, you are experimenting with strange graphics effects.

So how is SAM programmed? Not in such a complicated way as the PIAs but by a quite unusual method. SAM has sixteen single-bit registers spread out through 32 memory locations ($FFC0 to $FFDF) – two addresses for each bit! In fact the memory locations aren’t there at all. SAM uses the bit patterns coming in on the address bus as a form of data and singles out $FFC0 through $FFDF as SAM control data bits. Bits 1, 2, 3 and 4 give the SAM control register number and bit 0 is the data to put in the addressed register. If bit 0 of the address is a zero the register will be cleared, if it is a one the register will be set. Any write operation to a SAM register will do the trick since the actual data written is ignored and it is the address used that matters. Table 4.8 gives the SAM register addresses for programming the display start address and other functions. Configuring SAM and the VDG (via PIA 1) is given full treatment for the TRS-80 Color Computer in *Color Computer Graphics*, available from Tandy. Although this is written primarily for programming in BASIC, addresses and data are given in hex and binary. And it is worth getting even if you own a Dragon since the machines are so similar.
### Table 4.8 SAM registers.

<table>
<thead>
<tr>
<th>Addresses (hex)</th>
<th>Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>clear</td>
<td>set</td>
</tr>
<tr>
<td>FFC0</td>
<td>FFC1</td>
</tr>
<tr>
<td>FFC2</td>
<td>FFC3</td>
</tr>
<tr>
<td>FFC4</td>
<td>FFC5</td>
</tr>
<tr>
<td>FFC6</td>
<td>FFC7</td>
</tr>
<tr>
<td>FFC8</td>
<td>FFC9</td>
</tr>
<tr>
<td>FFCA</td>
<td>FFCB</td>
</tr>
<tr>
<td>FFCC</td>
<td>FFCD</td>
</tr>
<tr>
<td>FFCE</td>
<td>FFCF</td>
</tr>
<tr>
<td>FFD0</td>
<td>FFD1</td>
</tr>
<tr>
<td>FFD2</td>
<td>FFD3</td>
</tr>
<tr>
<td>FFD4</td>
<td>FFD5</td>
</tr>
<tr>
<td>FFD6</td>
<td>FFD7</td>
</tr>
<tr>
<td>FFD8</td>
<td>FFD9</td>
</tr>
<tr>
<td>FFDA</td>
<td>FFDB</td>
</tr>
<tr>
<td>FFDC</td>
<td>FFDD</td>
</tr>
<tr>
<td>FFDE</td>
<td>FFDF</td>
</tr>
</tbody>
</table>

### Block and tackle

When you consider that early mainframes got by quite happily with only 4K or so of memory, the 32K of the Dragon 32 seems quite a luxury. But while the mainframes might have been happy with only 4K their programmers were not, and even 32K on a home computer can be too restrictive for some jobs. Hence the trend to an increasing amount of immediate access memory and the advent of such beasts as the Dragon 64. But the popular 8-bit processors, such as the 6502, the Z80 and the 6809, have an address bus that is only 16 bits wide. As you must know by now, sixteen bits can address a maximum of 65536 locations – 64K of memory. So how can an 8-bit computer hold 64K or more of RAM and still have room for ROM operating systems? The answer, of course, is to put a few switches somewhere along the address bus which are operated by a memory-mapped
device, and to write software that will switch to the different *banks* or *blocks* of memory as and when they are needed. Usually each block resides physically on a separate plug-in board so that the system can grow to keep pace with the user’s requirements.

Bank or block switching means that you have to take a bit more care with your program design and coding. The extra memory may be there but you cannot have it all at once. There is the little matter of writing to a switch to access different parts of a program, various data storage areas or screen memory. Life can get complicated if you try and run a program resident in one block while the data it is supposed to be working on occupies another and not simultaneously addressable block. This is the memory-switch ‘weatherhouse effect’ and it can be very frustrating.

The weatherhouse effect shouldn’t happen if you structure your programs and carefully define which blocks need to be concurrently addressed. The top level of your program should be the one to manage all the memory switching. If the program is clearly divided into separate *modules* – completely independent sub-programs – then it can occupy several blocks of memory. Only the top level *driver* program needs to be always on the bus – the modules can be switched on only when they are needed. Passengers?

### The GIMIX gimmick

Dealing with large blocks of switchable memory is usually a matter for program design. When the switching cuts the display RAM into four blocks stacked on the same address space, however, the problem extends into the coding of graphics and other display access routines.

GIMIX manufacture a 6809 system which offers extended addressing facilities up to 1 *megabyte*. Before you dump your Dragon, though, I’d better warn you that the CPU board alone, with only 1K of scratchpad RAM, costs about the same as four sale-price 16K Color Computers. It isn’t a home micro! The system accepts various memory boards, one of which is a 512×512 high resolution video board. The mapping is the normal horizontal line of 8 pixels (dots) to each byte, so the screen RAM is 64 bytes wide by 512 bytes high – 32K in all. However, the board occupies only 8K of address space. It is ‘folded’ into four bands.

Any one of the 262144 display dots is uniquely identified by two 9-bit co-ordinates. The horizontal (*x*) co-ordinate presents no
problems since the 8K band addressed consists of 128 complete lines. The vertical (v) co-ordinate, on the other hand, has to be split before it can be converted into an address offset from the origin (see the chapter on high resolution graphics for how this conversion is done). The highest two bits (8 and 7) are used to select one of the four possible screen bands by writing them to a switch register. This leaves a 7-bit co-ordinate for conversion to the address offset and 7 bits is just enough to index any of the 128 addressed lines in the selected band.

If the valid 9-bit co-ordinate is in register D (D < 512) then the split is easily achieved by the three single-byte instruction sequence: ASLB : ROLA : LSR B: leaving the band select code in A and the 7-bit co-ordinate in B.

And that is how to unfold memory.
Chapter Five
Taking Control

The resident software in your computer should have routines which deal with the control of the system. Occasionally the manufacturer is kind enough to supply a list of these routines, the jobs they do, the input they require and their start addresses. Sometimes you can only find this information by disassembling the software and tediously working out the effect of long lists of uncommented instructions. It is worth the effort to do this as you may find that the computer is capable of doing much more than you thought it could.

Personally, when writing machine code programs for home computers, I don't like to rely too much on firmware (system software on ROM) since it rarely does exactly what I want. It may do only part of the job or it may combine two or more tasks when my program needs only one of them. Also, routines which are part of a complete system are not usually as conscientious about conserving register values as I would like and they often assume that the index registers or the user stack pointer hold system addresses. The overheads of saving register values and loading registers with the necessary addresses before calling these routines can outweigh the benefits of using them. However, the main reason why I forego use of the supplied software is that I am then obliged to find out exactly how the computer hardware is programmed, written to or read from. Only then do I feel that I am in control of the machine.

The routines in this chapter program the Dragon's SAM and VDG chips, switch PIA C2 lines on or off and read the joysticks. Dragon BASIC contains code to do these things but possibly not in the way that you would like, or as quickly. They are not optimised for either speed or length so, if you need particularly fast operations for high-speed games programs, you can have a go at chopping out superfluous cycles. VIDEOM, for example, changes the text/graphics mode by picking up a value from a table of mode codes to write to SAM and the VDG. For absolute speed you could have a
separate routine to set each graphics mode so as to make use of the rapid immediate data instructions. More importantly, if you experiment with hardware control routines you will get to know just what your computer can and cannot be made to do. So don't just use the routines supplied in ROM or given in this book without attempting to understand what they are doing.

**Paging the video**

**VIDEOP** is a routine to change the start address of the area of RAM used for screen memory. In the Dragon this address can be anywhere on a 512-byte boundary—a 16-bit address with the lowest nine bits all 0. The seven significant bits have to be written to the SAM registers occupying addresses $FFD3 down to $FFC6. The arrangement of these registers is given in Chapter 4.

Input to the routine is in the B register. The action of the routine is to isolate each bit in turn in bit 0 of the A register and use Accumulator offset addressing to write to even (if the bit is a 0) or odd (if it is a 1) addresses. Since the seven bits are the most significant bits of a 16-bit address, you might like to rewrite the routine to accept a full address in, say, the D register but use only the top seven bits. If you do that the text and graphics routines later in this book will have to be changed to meet the new standard.

**VIDEOP — Video page addressing on the Dragon**

**Stack** — 5.

**I/O** — B7 to B1 contains the \(\frac{1}{2}K\) boundary number. B0 is ignored.

**Notes** — SAM is programmed by a write to an odd address if the bit is set, or to an even address if the bit is reset. Dragon memory $0000 to $03FF is used by the system and so is a small amount of memory at the top of user RAM. Safe start values for the highest resolution are $04 to $66.

```
VIDEOP PSHS X,D,CC ;save registers used. Index SAM
LDX #$FFD2 ;at hi-bit register with X.
;write loop: X is decremented to index each address pair in
;turn with bit 0 of A determining write to even or odd addr.
VPLOOP SEX ;next addr bit all through A then
ANDA #00000001 ;only in bit 0. Write to even
STA A,X ;addr if 0, odd addr if 1.
ASLB ;next addr bit to bit 7 for SEX.
LEAX -2,X ;move X to point to next SAM
```
Changing mode

Changing the text/graphics mode is more complex than changing the screen start address. Three bits have to be written to SAM at $FFC5 to $FFC0 and five bits have to be written to bits 7 to 3 of PIA 1 PRB to set the VDG.

VIDEOM gets these eight bits, combined in one byte, from a table. This table need not follow immediately after VIDEOM since

![Diagram of video mode selection](image)

*Fig. 5.1. Video mode selection.*
the instruction LEAX VMTAB, PCR will load X with the address of VMTAB wherever it is. There are sixteen bytes in the table even though there are only thirteen different modes. The reason for this is that the high order digit of input B is used to index the table and it is shorter, quicker and a lot easier to include three repeated values in the table than to test for an illegal input value.

The lowest bit written to the PIA at PRB-3 is for colour set selection. In PMODE 4 this will be green on black if the bit is 0 or buff on black if it is 1. The table values have this bit (stored as bit 0) always reset and bit 0 from the input B value is merged to complete the group of five bits before they are written to the PIA. As a suggestion for improving the routine, you may like to write a separate module which writes only to PIA I PRB-3 to change the colour set. Then only PRB-7 to 4 should have table value bits written to them for mode selection.

**VIDEOM – Video mode selection on the Dragon**

*Stack – 6.*

*I/O –* Hi-nib B (high order digit of B) holds mode number, $0$ to $F$. B0 is the colour select bit: 0 = green, 1 = buff (or the associated colour groups).

*Notes –* Modes 0, 1, 2 and 3 are all Alphanumeric/inverse/semigraphic-4 (text) mode. Mode names are given against the table but see the Dragon and Color Computer books listed in *Further Reading* for a complete description of the different modes.

```assembly
VIDEOM PSHS X,D,CC ;save registers used.
;first, index mode table and use hi-nib B as offset to pick
;up the correct mode byte, merging colour set bit with it.
LEAX VMTAB,PCR ;point X to mode table start.
TFR B,A ;get mode number from hi-nib B
LSRA ;down into lo-nib A so that A
LSRA ;gives the offset of required
LSRA ;mode byte from table start.
LSRA ;Then mask out all but colour
ANDB #%00000001 ;select bit in B and get mode
ORB A,X ;merged with colour bit.

;second, highest 3 bits of mode byte written to SAM, moving
;lowest 5 bits up to B7 to 3 ready for PIA write.
LDX #$FFC4 ;index SAM mode addresses
VMLOOP ASLB ;next mode bit into bit 0 of A
ROLA ;and mask out other A bits so
ANDA #%00000001 ;X + A addresses even or odd
```
STA A,X ;SAM addr to reset or set SAM
LEAX -2,X ;mode bit. Repeat till 3 bits
BNE VMLOOP ;written to SAM.

;third, write 5 mode bits to PIA 1 PRB to program VDG,
;not changing PRB-2 to 0. Bits 2 to 0 of B are all 0.
PSHS B ;put mode on stack so bits 7 to 3
LDA $FF22 ;can be merged with PIA 1 PRB
ANDA #%00000111 ;after clearing old mode bits
ORA ,S+ ;out. Also remove mode from S
STA $FF22 ;write new mode to PRB/VDG.
PULS PC,X,D,CC ;restore regs, exit VIDEOM

;table of conjoined 3-bit SAM and 5-bit VDG codes to
;set the Dragon graphics/text modes.

VMTAB FCB 0,0,0,0 ;alpha/inverse/semi-graphics-4
FCB $02,$40 ;semi-graphics 6 and 8
FCB $80,$C0 ;semi-graphics 12 and 24
FCB $30,$32 ;true graphics 1F and 1T
FCB $54,$76 ;2F and PMODE 0
FCB $98,$BA ;PMODE 1 and 2
FCB $DC,$DE ;PMODE 3 and 4

Control switching

As stated in Chapter 4, all four of the Dragon's C2 control lines are configured as output switches. Those connected to PIA O are used for sound source selection (see Chapter 8) or joystick selection (dealt with later in this chapter). The two connected to PIA 1 are used for sound enable and cassette motor control.

SWITCH is a routine which writes new values to all CR-3 bits and so can deal with any C2 switching process with just one subroutine call. It takes advantage of the fact that the Dragon's PIA's do not exist only at their primary address locations but are each repeated eight times, so that PIA 0 can be written to at locations $FF1C to $FF1F as well as the normal $FF00 to $FF03. This makes all four Control Registers just two bytes apart from each other and the write can take place in a loop using the 2-byte auto-increment indexed addressing mode.

SWITCH – Write to all four PIA C2 lines on the Dragon
Stack – 5.

I/O – Bits 3 to 0 of input A contain the new values.
Bit 0 to PIA 0 CRA-3 (CA2) MUX SEL lo-bit.
Bit 1 to PIA 0 CRB-3 (CB2) MUX SEL hi-bit.
Bit 2 to PIA 1 CRA-3 (CA2) Cassette motor control.  
Bit 3 to PIA 1 CRB-3 (CB2) Sound enable.  

Notes – Repeat addresses of PIA 0 at $FF1D and $FF1F are used.  
No other CR bits are affected. All C2 lines are assumed to be output.

```
SWITCH  PSHS  X,D,CC  ;save registers used. Use X to
               LDX  #$FF1D  ;point to PIA 0 CRA.
               ;loop, get each Control Register contents in turn, set CR-3
               ;then reset it if A input bit is 0. Put back and index next.
SWLOOP  LDB   .X       ;get current CR contents and
               ORB   #%00001000 ;always set CR-3 then shift
               LSRA  ;corresponding input bit out to
               BCS   SWNEW    ;carry, skip if set - job done -
               ANDB  #%11110111 ;else reset CR-3 to match input.
               STB   ,x++     ;restore CR with new CR-3, bump
               CMPX  #$FF25   ;pointer to next CR, repeat till
               BNE   SWLOOP   ;4 bits written to 4 CR-3s.
               PULS  PC,X,D,CC ;restore regs, exit SWITCH.
```

Joystick analog to digital read

The Dragon, of course, has a routine to test the current joystick positions. It is located at $BD52 (on my Dragon) and stores the joystick values in locations $015A to $015D. Registers U, X, D and CC are all changed during its execution, so if you do use the resident routine make sure that you push those registers first if they hold important values. It isn’t a particularly quick routine – each joystick value (right horizontal, right vertical, left horizontal and left vertical) may be sampled up to ten times before the Dragon is happy with the result.

A lot of games use only one joystick, so it seems rather a waste of time always to test both. JOYCAB, with its two subroutine modules JOYAD and BUTTON, tests only one joystick. Which one, left or right, depends on the state of the carry flag C on input. It returns maximally useful information: C is set if the fire button is pressed, reset otherwise, for rapid BCC or BCS decisions and the six-bit joystick position values are in A7-2 (horizontal, x) and B7-2 (vertical, y) where left/ right or up/down decisions can be made on the state of the negative flag N after TSTA or TSTB. Bits 1 and 0 of both accumulators contain the code for which joystick has been sampled. The modules JOYAD and BUTTON may each be called as routines in their own right to get just joystick or just fire button results.
Joystick sampling is an analog to digital conversion (A/D). The opposite process, digital to analog (D/A), is pursued at greater length in Chapter 8 but for now it is enough to know that a six-bit value written to the D/A converter (PIA 0 PRA 7 to 2) is output as a voltage which varies in direct proportion to the written digital value. The joystick horizontal or vertical movement affects the voltage allowed through a variable resistor and this is compared with the voltage output from the D/A. Bit 7 of PIA 0 PRA signals the result of the comparison. If the D/A output exceeds the joystick output then PRA-7 goes low (0), otherwise it is high (1). A/D conversion consists of a binary successive approximation of the D/A output to the compared voltage – in this case the joystick.

**JOY CAB**

**Single joystick and fire-button read on Dragon**

**Modules** – JOY AD, BUTTON.

**Subroutines** – SWITCH.

**Stack** – 5 + subroutine stack use.

**I/O** – Input C = 0 for Right joystick read.

   C = 1 for Left joystick read.

Output C = 1 if fire-button pressed, else C = 0.

   Bits 7 to 2 of A hold joystick horizontal (x) position value (%000000xx is far left).

   Bits 7 to 2 of B hold joystick vertical (y) position value (%000000yy is bottom).

   Bits 1 and 0 of both A and B hold joystick code: 00 = Right x

   01 = Right y

   10 = Left x

   11 = Left y

**Notes** – Modules JOY AD and BUTTON may be called as separate subroutines. The fire-buttons share PIA 0 PRA with the keyboard so it is inadvisable to use both simultaneously.

;JOY CAB: top level, converts input to correct form for
;module JOY AD read of x and y and components of requested joystick.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDB #0</td>
<td>;propagate carry through all bits</td>
</tr>
<tr>
<td>SBCB #0</td>
<td>;of B and back into C, then also</td>
</tr>
<tr>
<td>SEX</td>
<td>;through all A bits. Ensure bit</td>
</tr>
<tr>
<td>ORA #%00000001</td>
<td>;0 of A set for y-component read.</td>
</tr>
<tr>
<td>ANDB #%11111110</td>
<td>;B0 reset for x-component read.</td>
</tr>
<tr>
<td>BSR JOY AD</td>
<td>;get y read in A, then</td>
</tr>
<tr>
<td>EXG A,B</td>
<td>;into B, A getting x code</td>
</tr>
</tbody>
</table>
```assembly
BSR  JOYAD ;then x read.
BSR  BUTTON ;fire-button state into C
RTS  ;and exit JOYCAB.

;JOYAD: low level, read joystick R or L, x or y, depending
;on A1,0: 00 = Rx, 01 = Ry, 10 = Lx, 11 = Ly. Output in
;bits 7 to 2 of A. A1,0 unchanged.
JOYAD  PSHS  CC ;save carry flag. Mask out all
        ANDA  #%00000011 ;except code bits in A for merge
        JSR  SWITCH,PCR ;and selection of correct joystick.
        STA  .-S ;"push" for later merge.
        ;binary successive approximation starting with $80 and if
        ;too small adding $½ each time, if too big subtract $½.
        LDA  #$80 ;start value, also put on stack
        STA  .-S ;for add/subtract value in loop.
        ;loop until 6-bit approximate value found.
        VOLALP STA  $FF20 ;output value to D/A and test
            TST  $FF00 ;comparator input to PRA-7
            BMI  VOLTAD ;skip if approx. < joystick
            EORA  .S ;else a. > j. so clear last add
            VOLTAD LSR  ,S ;halve the increment and add to
                ORA  ,S ;approximation, then test if
                BITA  #%00000010 ;increment gone past 6-bit limit
                BEQ VOLALP ;looping until it does.
            ;A7 to 2 now contains 6-bit digital approximation to joystick
            ;position plus bit 1 set. Clear bit 1, removing increment
            ;from stack. Merge joystick code, removing code from stack.
                EORA  .S+ ;clear Al and get inc. off stack
                ORA  .S+ ;merge code getting stack tidy
                PULS  PC,CC ;for return to JOYCAB.

;BUTTON: low level, read right or left joystick fire-button.
;input C = 0 for R, C = 1 for L. Output C = 1 if button
;pressed, else C = 0.
BUTTON  PSHS  A ;save A contents while A used to
        LDA  $FF00 ;get PIA 0 PRA for button bits.
        EORA  #%11111111 ;complement so press = 1, no press = 0
        BCC  BBTOC ;is 0, no change to C so branch
        RORA  ;can be made to shift out Left
        BBTOC RORA  ;(bit 1) or just Right (bit 0)
            PULS  PC,A ;into C. Return to JOYCAB.
```
Chapter Six
Versatile Graphics

The graphics commands in most computers are quite sophisticated but do they really do everything that you need? Try telling the Dragon to:

LINE (0,0)-(255,255). PSET

If your Dragon is as daft as mine it will draw a line from (0,0) to (255,191). It won’t even attempt to draw if any of the co-ordinates are less than 0 or greater than 255 – and that is not much good if you need a game shape to float on and off the screen.

The graphics suite in this chapter is somewhat rudimentary, doing only single-point plotting and straight-line drawing (no circle, box or fill routines) but it does have features which make it quite versatile. PLOT works on 16-bit co-ordinates ($8000 to $7FFF, decimal

![Diagram of dot inversion and test in PLOT.](image)

*Fig. 6.1. Dot inversion and test in PLOT.*
−32768 to +32767) so line figures can be drawn partly on or off the screen. Input to it, however, is by 8-bit vectors (offsets to the x,y coordinates of the last point plotted). This is quicker and more versatile since a string of vectors can be used to draw the same shape at different places on the screen by adjusting the start co-ordinates. Each x or y offset in the vector is in the range $80$ to $7F$ (decimal −128 to +127) and this is quite adequate for most purposes.

The origin is at the bottom left of the display area, not the top left as in Dragon BASIC. The display area can be set to any size within the limits imposed by the screen size so a ‘graphics window’ can be set up on only part of the screen and the rest of the screen preserved for text.

A note on style

The graphics suite comprises several independent routines and the largest of these are split into modules. Three different forms of subroutine call are used to distinguish between the different structural relationships: (1) BSR label is used for routine-internal calls, that is from the top level to an integral but separately written part, (2) LBSR label is used for a call to a separate routine within the suite, and (3) JSR label. PCR is used when a routine not in the suite is called. Using these different forms can help to improve the readability of programs. However, problems crop up if a routine is large and the BSR form cannot be used for internal calls.

A high resolution graphics suite

PLOT - Modal, vectored plot
Modules - PAD DR, PLOTAP.
Subroutines - VECADD, MBYBY.
Stack - 11 + subroutines.
I/O - Vector (x,y offsets from last point) input in A,B.
Essential parameters and variables in table PLTVAR.
Mode determined by value at PLTVAR + 15:
0 = TEST, 1 = INVERT, 2 = PLOT, 3 = UNPLOT.
Output C = 0 if point outside display area.
     C = 1: Z = 1: point reset (off).
     C = 1: Z = 0: point set (on).
Notes - Written for variable sized display (maximum height of 65536 dots). Dot width must be a multiple of 8 (maximum 2040).

;PLOT: top level, decides if point is to be plotted.
PLOT  LBSR  VECADD       ;form new coordinates from vec
     BCC  PLTEND         ;+ last point. Only if in area,
     BSR  PADDR         ;convert co-ords to address and
     BSR  PLTAP          ;plot using address info. Then
     ORCC  #%00000001    ;show plot has taken place.
PLTEND  RTS             ;exit PLOT routine.

;PADDR: convert co-ordinates to absolute address and place bit.
PADDR  PSHS  U,Y,D,CC   ;save regs used. Index PLOT
     LEAU  PLTVAR,PCR    ;variables from base U.
;convert y-coord to row L.H byte address offset from origin.
     LDY  18,U           ;pick up y-coord and line-inc
     LDB  14,U           ;(addr diff between col. bytes)
     JSR  MBYBY,PCR      ;multiply them to get addr offset,
     STY  20,U           ;16-bit. put in 'address' variable.
;convert x-coord to byte offset along row.
     LDD  16,U           ;pick up x-coord and divide by
     LSRA   ;eight to give offset along row
     RORB ;of byte location containing
     LSRA ;required dot.
     RORB ;(dot position in this byte
     LSRA ;will be got from remainder
     RORB ;of x-coord / 8).
;byte address is: origin - y-offset + x-offset.
     ADDD  8,U           ;x-offset + origin address
     SUBD  20,U           ;- y-offset gives byte addr
     STD  20,U           ;to 'address' variable.
;get set-bit byte giving dot-place in addressed byte.
     LDB  17,U           ;get x-coord lo-byte lowest
     ANDB  #%0000000111   ;3 bits as rem. x-coord / 8
     LDA  8,U            ;indexing set-bit table to
     STA  22,U           ;get set-bit to 'set-bit' var.
     PULS  PC,U,Y,D,CC    ;restore, return to PLOT.

;PLOTAP: modal plot at addressed point. Exits with Z set
;if dot left clear, Z reset if dot is set.
PLOTAP PSHS  U,D        ;save regs used. Index PLOT
     LEAU  PLTVAR,PCR     ;variables from base U.
     LDB  [20,U]         ;pick up display byte.
     LDA  15,U           ;get mode (0 to 3) and shift
     LSRA ;out for branches on C and Z.
;TEST (0) is EQ,CC. INVERT (1) is EQ,CS.
;PLOT (2) is NE,CC. UNPLOT (3) is NE,CS.

BEQ    PLAPIT ;skip if Invert or Test, else
ORB    22,U ;use set-bit to set dot-bit.

PLAPIT BEQ PLAPPB ;skip if Test or Plot, else
BCC    EORB 22,U ;use set-bit to invert dot-bit.

EORB   [20,U] ;put byte back to display.
PLAPIT ANDB 22,U ;use set-bit to test dot-bit.

PLAPPB PULS PC,U,D ;restore, return to PLOT.

PLTVAR: 23 bytes variables used by PLOT, VECADD, STMODE,
;STCRDS and GDRST. Display parameters here are initialised
;for Dragon graphics pages 5, 6, 7 and 8, as \( \frac{3}{4} \) of full
;screen area in the centre.

PLTVAR FCB $80,$40,$20,$10 ;one set bit in each possible
FCB $08,$04,$02,$01 ;place in a byte.
FDB $32E4 ;origin. Bottom left of area.
FDB $00C0 ;display area x-dots (bytes * 8).
FDB $0090 ;display area y-dots (rows, lines).
FCB $20 ;line-inc (vertical byte diff).
FCB 0 ;mode. Initialised to TEST.
FDB 0 ;x-coord. (at origin).
FDB 0 ;y-coord. (at origin).
RMB 3 ;'address' and 'set-bit' vars.

VECADD - Add vector to co-ordinates and test against limits

Stack - 6.
I/O - Vector (x,y) offsets input in A,B.
Output C = 1 if new coordinates in display area,
else C = 0 if out of limits.

Notes - Lower limit is always 0.

VECADD PSHS U,Y,X ;save regs used. Index PLOT
LEAU PLTVAR,PCR ;variables from base U.
LDX 16,U ;pick up x and y coordinates
LDY 18,U ;in index registers X and Y
LEAX A,X ;to use signed addition
LEAY B,Y ;instructions to add 8-bit vector
STX 16,U ;offsets to 16-bit coords. Then
STY 18,U ;replace new coords.

;clear carry if either x or y coord is too big for display
;area. Also if too small as unsigned compare treats
;negative values as high positive values.

CMPX 10,U ;test x-coord against x-dots,
BHS VCAEND ;skip, C=0, if outside limit.
CMPY  12, U ; else test y-coord with y-dots.
VCAEND PULS  PC, U, Y, X ; exit C=1 if both coords okay.

**LINE** – Modal, vectored straight line

**Modules** – LINIT, LINEDO.

**Subroutines** – PLOT.

**Stack** – 9 + subroutine.

**I/O** – Vector input in A, B determines end-point of line drawn from last coordinate position.

**Notes** – LINIT builds up an 8-byte table of variables to be used by LINEDO. For each point along the line, PLOT is called with a vector in A, B, the offsets being +1, −1, or 0.

; LINE: top level. Just calls modules.
LINE  BSR  LINIT  ; set up line vectors, counts, etc.
BSR  LINEDO  ; use LINVAR values to draw line.
RTS  ; exit LINE routine.

; LINIT: compute LINE variables – absolute values of input offsets, sorted into Greater and Lesser; vectors for sending; to PLOT: (a) Step-vec: both coordinates changed, (b) Normal-vec: just greater offset coordinate changed; dot-count; number of dots to plot; step-count: when to send step-vec.
LINIT  PSHS  U, D, CC  ; save regs used. Index LINE
LEAU LINVAR, PCR  ; variables from base U.
; store offsets. Initialise step/norm-vecs to +1.
STD  , U  ; store A, B offsets in offset
LDD  #$0101  ; vars. Put +1 in both x and y
STD  2, U  ; offsets in step-vec and
STD  4, U  ; norm-vec initially.
; get absolute A offset, correcting vecs to −1 if necessary.
TST  , U  ; if end of line x-offset (A input)
BPL  LITSTY  ; is positive then skip, else
NEG  , U  ; make it positive and
NEG  2, U  ; correct step-vec and norm-vec
NEG  4, U  ; to −1 for left-going line.
; do same for B offset.
LITSTY  TST  1, U  ; if end of line y-offset (B input)
BPL  LIGXY  ; is positive then skip, else
NEG  1, U  ; get absolute value and
NEG  3, U  ; correct step-vec and norm-vec
NEG  5, U  ; to −1 for down-going line.
; greatest e-o-l offset in , U. Clear lesser offset norm-vec.
LIGXY  LDD  , U  ; pick up x, y e-o-l offsets in A, B
CMPA I.U ;test for y > x
BLO LIXLTY ;skip to exchange if it is. else
CLR 5.U ;norm-vec y-offset is 0 for
BRA LIGLO ;long horizontals.
LIXLTY CLR 4.U ;y > x so clear norm-vec x-offset
EXG A,B ;for long verticals. Get greatest
LIGLO STD I.U ;x-o-l offset in I.U. lesser in L,U.

;dot-count is greater offset. Step count is < half of it.
STA 6,U ;dot-count is greater offset.
DECA ;step-count starts at greatest
LSRA
STA 7,U ;integer < half greater offset.

;LINEDO: draw straight line using LINVAR variables.
;action: for dot-count, subtract lesser offset from step-
count and if result positive then change greater offset
;coord else add greater offset to step-count and change
;both coords.
LINEDO PSHS U,D,CC ;save regs used. Index LINE
LEAU LINVAR,PCR ;variables from base U.
TST 6,U ;no line to draw if dot-count
BEQ LDEND ;is 0 so end immediately, else

;test whether step necessary (both coords inc'd / dec'd)
LDDTLP LDA 7,U ;get step-count and subtract
SUBA 1,U ;lesser offset, step needed if
BCS LDSTEP ;result gone below zero.

;positive: no step, change only greater offset coord.
STA 7,U ;store step-count and pick up
LDD 4,U ;norm-vec in A,B ready for
BRA LDPLOT ;vectored plot.

;below zero: step, add greater offset to count, change both
LDSTEP ADDA 1,U ;coords. Add offset to make it
STA 7,U ;positive again before storing
LDD 2,U ;pick up step-vec in A,B for ...
LDPLLOT LBSR PLOT ;call to plot at vector A,B.
DEC 6,U ;repeat for dot-count, leaving
BNE LDDTLP ;coords at line end point.

LDEND PULS PC,U,D,CC ;restore, return to LINE.

;LINVAR: variables used by LINEDO and built up by LINIT
RMB 8 ;see LINIT and LINEDO.

STMODE - Set plot mode
Stack - 2.
I/O – Input B is mode (0 to 3).

Notes – Not worth indexing PLTVAR with U.

STMODE PSHS B,CC ;preserve regs.
       ANDB #00000011 ;mask out unused bits and store
       STB PLTVAR+15,PCR ;at mode variable in PLTVAR.
       PULS PC,B,CC ;restore regs, end.

STCRDS – Set coordinates

Stack – 1.

I/O – Input X, Y hold new x,y coordinates (16-bit).

STCRDS PSHS CC ;Store instr. affects flags.
       STX PLTVAR+16,PCR ;write new co-ordinates to
       STY PLTVAR+18,PCR ;coord variables in PLTVAR.
       PULS PC,CC ;restore regs, end.

GDRST – Reset graphics display area

Modules – CRDRST, GDCLR.

Stack – 15.

I/O – No input needed, uses PLTVAR.

Notes – Clearing a full screen is just clearing each byte from one
         address to another. Clearing a window means clearing
         just one row (line) at a time inside a loop and this is
         slower. The modules, CRDRST and GDCLR may each
         be called separately.

GDRST: top level. makes 'clear display area' and 'reset
         coords to origin' into just one subroutine call.

GDRST BSR CRDRST ;reset coordinates to (0,0).
       BSR GDCLR ;clear display area.
       RTS ;exit GDRST routine.

CRDRST PSHS U,CC ;save regs. Index coordinate
       LEAU PLTVAR+16,PCR ;variables in PLTVAR by U.
       CLR ,U+ ;clear x-coord hi-byte, index
       CLR ,U+ ;lo-byte, clear it and index
       CLR ,U+ ;y-coord hi-byte, clear, index
       CLR ,U+ ;lo-byte and clear it.
       PULS PC,U,CC ;restore, return to GDRST.

GDCLR: reset all bits inside display window. Nested loops,
       inner loop clears one display line, outer loop sets start
       address to each line in turn.

GDCLR PSHS U,Y,X,D,CC ;save regs used. Index PLOT
LEAU  PLTVAR,PCR ;variables from base U.

;get bytes per row in X and no. of rows (lines) in Y.
LDD   10,U ;get x-dots and divide by 8
LSRA
RORB
LSRA
RORB ;x-dots must be a multiple
LSRA
RORB ;of 8 or window not fully cleared.
TFR   D,X ;X = bytes per row.
LDY   12,U ;Y = y-dots = no. of rows.

;get offset to move pointer up to next row, start at origin.
LDD   #0 ;get negative line-inc to move
SUBB  14,U ;up screen = down in memory.
SBCA #0 ;line-inc stored as I byte.
LDU   8,U ;U now origin address as pointer.

;loops: clear rows from bottom to top of window.
GCRLP PSHS U,X ;save LH address and byte count.
GCBLP CLR ,U + ;clear row byte, pointing to next
LEAX  -1,X ;and repeat till all bytes in
BNE   GCBLP ;current row cleared.
PULS  U,X ;restore row LH address and byte
LEAU  D,U ;count. Move point up to next row
LEAY  -1,Y ;and repeat till all rows in
BNE   GCRLP ;window processed.
PULS  PC,U,Y,X,D,CC ;restore, ret to GDRST.

GSTRNG - Process a program embedded string of graphics commands

Subroutines - STMOOE, VECADD, PLOT, LINE.
Stack - 8 + subroutines.
I/O - Stacked return address (to calling program) is used as pointer to the string of graphics commands which must immediately follow the BSR GSTRNG or JSR GSTRNG.

Commands:

0  string terminator, exit GSTRNG
1  STMODE - 1-byte PLOT mode follows
2  VECADD - 2-bytes, x,y vector, follows
3  PLOT - 2-bytes, x,y vector, follows
4+ LINE - 2-bytes, x,y vector follows

Program return is to byte following terminator.

Notes - Graphics strings may be stored in an area separate from the program but each must have a preceding
Versatile Graphics

JSR GSTRNG and have RTS after the null (0) terminator. The program then calls the string, not GSTRNG.

GSTRNG PSHS X,D,CC ;save regs used. Get return address
LDX 5,S ;from stack as string pointer
LDA ,X+ ;get 1st code, point to next byte.
BEQ GSEND ;exit if terminator, null string.

;command loop; 1st test for mode needing only 1 byte.
GSCLP DECA ;zero if command is STMODE
BNE GSNMOD ;so test further if not,
LDB ,X+ ;get MODE and move point then
LBSR STMODE ;go set new mode and
BRA GSNXT ;go get next command.

;other commands have 2 bytes following which need to be
;passed on in A,B so the command code is put on stack.
GSNMOD PSHS A ;put code on stack and pick up
LDD ,X++ ;vector in A.B moving pointer
DEC ,S ;past them. Test for VECADD
BNE GSNVEC ;and skip if not, else
LBSR VECADD ;go add vector to coords, then
BRA GSCSNC ;go clear stack, get next code.

GSNVEC DEC ,S ;test for PLOT or LINE
BNE GSNPLT ;skip if code was 4 or more
LBSR PLOT ;go plot at vector then go clear
BRA GSCSNC ;stack and get next command.

GSNPLT LBSR LINE ;draw line, etc.
;clear command byte off stack when VECADD, PLOT or LINE
GSCSNC PULS A ;crash prevention!
GSNXTC LDA ,X+ ;next command, move pointer, and
BNE GSCLP ;repeat if not null (0) terminator.

GSEND STX 5,S ;stack pointer for return to
PULS PC,X,D,CC ;byte after terminator.

An example for the Dragon

GXM PLP is a short program showing how the graphics suite can be used. The first part of the program initialises SAM and the VDG, clears the display area (the window described in PLTYAR) and sets the plot mode to 1 (INVERT). Inverting dots has the useful property that if you go over the same points twice they are first set and then cleared. Put a delay between the setting and clearing and you have a ‘frame’, say about \( \frac{1}{10} \) of a second. The next ‘frame’ can be plotted at a slightly different place – and hey presto! moving pictures!
GXMPLP and the routines called by it are all relocatable. Assemble them anywhere and use BASIC EXEC to call GXMPLP. The text screen reappears on return to BASIC.

;GXMPLP: graphics suite demonstration program for Dragon.
;stack - 11 + subs.
GXMPLP  PSHS Y,X,D,CC ;save regs used by program.
;initialise SAM and VDG (via PIA) by chapter 5 routines.
LDB #$1E ;use graphics-pages
JSR VIDEOP,PCR ;5, 6, 7 and 8.
LDB #$F1 ;set SAM and VDG for
JSR VIDEOM,PCR ;PMODE 4, buff.
;set mode to Invert, clear window, init. coords & loop count.
LDB #$01 ;mode 1 is INVERT dots.
JSR STMOKE,PCR ;
JSR GDRST,PCR ;clear window.
LDX #$FFFF ;set frame start-coords
LDY #$FFFF ;to (-1, -1).
LDD #$0040 ;frame loop count.
)frame loop: set coords, draw shape, delay, draw shape.
GXFLP JSR STCRDS ;set shape start coords
BSR GXMPLS ;and draw string to set dots.
;delay for about \(\frac{1}{10}\) second.
PSHS X ;save X (x-coord) for use as
LDX #$3000 ;delay loop counter.
GXDLP LEAX -1,X ;do nothing but use up
BNE GXDLP ;time for about \(\frac{1}{10}\) second
PULS X ;then get x-coord back and
BSR GXMPLS ;draw string in same place to
LEAX 4,X ;clear dots. Move shape start
LEY 3,Y ;coords for next frame
SUBD #1 ;and repeat for 64 frames.
BNE GXFLP ;
PULS PC,Y,X,D,CC ;return to BASIC.

;GXMPLS: graphics command string. Last command before
;terminator is vector to set coords back to start point.
GXMPLS JSR GSTRNG,PCR ;go process following string.
FCB $04,$1D,$00,$04,$00,$E3,$04,$E3,$00
FCB $04,$00,$1D,$03,$06,$EC,$03,$00,$04
FCB $04,$04,$FC,$04,$08,$00,$00,$04,$04,$04
FCB $03,$00,$01,$02,$FF,$0A,$04,$FC,$F7
FCB $04,$08,$00,$04,$FC,$09,$02,$FF,$05,$02
FCB $04,$08,$00,$04,$FE,$FC,$04,$FA,$04
FCB $02,$0E,$00,$04,$08,$00,$04,$FA,$FC
Optimising for the Dragon

The graphics suite doesn't operate as fast as it could. Indeed, the routines are quite a lot slower than those used in Dragon BASIC for several reasons. Here are the three most important, along with suggestions for increasing speed.

(1) The routines in the suite are written for structure, clarity and multi-system use, which you will have to sacrifice for optimum speed. Does PLOT need to have a top level and two lower levels as well as a subroutine call to VECADD? Write it as one long sequence and you will cut out the subroutine call instructions and the repeated register saving and U initialising - big cycle eaters all.

(2) Sixteen-bit coordinates are better than 8-bit - a line from the origin to (255,255) gets there, not to (255,191) - but they do slow things down. All is not lost, however. As plottable display coordinates must be in the range 0 to 255 ($FF) you can disregard the high order bytes of both coordinates when computing the address. The 'line-inc' doesn't change and so it can be written as immediate data in the routine instead of being picked up from PLTVAR. Try substituting the following sequence for instructions 3 to 13 in PADDR and see the speed difference.

LDI 19, U  ;get y-coord lo-byte (hi-byte must be $00 if valid) * line-inc to give vertical offset
STD 20, U  ;from origin to "address".
LDD 16, U  ;get x-coord. Hi-byte = 0 so
LSRB ;just divide lo-byte by 8 for
LSRB  ;valid byte offset along row
LSRB ;in D.

(3) If you are happy with a top-left origin you can take advantage of the fact that multiplying the y coordinate by 32 (line-inc) can be done at the same time as dividing the x coordinate by 8 since y * 32 = y * 256 / 8. Lines 3 to 16 of PADDR can be replaced by the following code. Don't forget to change the origin address in PLTVAR and also change GDCLR so that D holds a positive line-inc value. GXMPLS will, of course, be upside down.
LDA 19,U ;D gets y-coord * 256 +
LDB 17,U ;x-coord then is divided
LSRA ;by 8 to give both vertical
RORB ;and horizontal address
LSRA ;offsets from the origin
RORB ;at the same time in one
LSRA ;16-bit value. Ready for
RORB ;adding origin address.

There are one or two other tricks that can be used to speed up PLOT and the other routines in the suite. If you discover them all you will find that 16-bit co-ordinates can be very nearly as fast as 8-bit on the Dragon – and much more versatile. Good hunting!
Chapter Seven

High Resolution Text

Owners of the Dragon or TRS-80 Color Computer should find this chapter very useful. The character set used in both these computers suffers from three gross disabilities: (1) it lacks lower-case letters and many standard symbols, (2) it is not ASCII coded, and (3) it cannot be used in the high resolution graphics modes. Not much can be done through BASIC about these problems but they can be entirely overcome in machine code. In fact we completely disregard the character set buried inside the VDG and instead use an area of memory to store character shaped bit patterns as a user-definable character set. Machine code is so fast and powerful that even having to write eight bytes to the screen for each character is quick enough to fill the Dragon’s high resolution screen with 768 characters (24 lines of 32) in the blink of an eye.

The print routine

Like the plot routine of the last chapter, TPRINT can be set to four different modes of operation. The first (mode 0) is the normal print mode where the eight bytes containing the character bit patterns are simply written to eight vertically adjacent screen locations. In this mode the character sent to the print routine (source character) replaces that already on the screen (destination character). In the other three modes logical operations are used to produce various combinations of the source and destination characters. These modes are intended primarily for use with pre-defined graphics shapes rather than alphanumeric characters.

Mode 1 uses the logical AND to set (light up) each dot only if corresponding source and destination dots are both set. In mode 2 (EOR) any set bits in the source character patterns produce a change from set to reset, or reset to set, in the destination but source bits
Fig. 7.1. Writing a UDC character to screen line 3, char. 4.

Fig. 7.2. UDC 'control code' graphics.
Table 7.1. Character bit-pattern hex codes.

<table>
<thead>
<tr>
<th>ASCII Hex</th>
<th>Character bytes (hex)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Top 2 3 4 5 6 7 8</td>
</tr>
<tr>
<td>00</td>
<td>00 00 00 00 00 00 00 00</td>
</tr>
<tr>
<td>01</td>
<td>F0 F0 F0 F0 F0 F0 F0 F0</td>
</tr>
<tr>
<td>02</td>
<td>0F 0F 0F 0F 0F 0F 0F 0F</td>
</tr>
<tr>
<td>03</td>
<td>FF FF FF FF FF FF FF FF</td>
</tr>
<tr>
<td>04</td>
<td>0F 0F 0F 0F 0F 0F 0F 0F</td>
</tr>
<tr>
<td>05</td>
<td>F0 F0 F0 F0 F0 F0 F0 F0</td>
</tr>
<tr>
<td>06</td>
<td>0F 0F 0F 0F 0F 0F 0F 0F</td>
</tr>
<tr>
<td>07</td>
<td>FF FF FF FF FF FF FF FF</td>
</tr>
<tr>
<td>08</td>
<td>00 00 00 00 00 00 00 00</td>
</tr>
<tr>
<td>09</td>
<td>CO CO CO CO CO CO CO CO</td>
</tr>
<tr>
<td>0A</td>
<td>30 30 30 30 30 30 30 30</td>
</tr>
<tr>
<td>0B</td>
<td>F0 F0 F0 F0 F0 F0 F0 F0</td>
</tr>
<tr>
<td>0C</td>
<td>CO CO CO CO CO CO CO CO</td>
</tr>
<tr>
<td>0D</td>
<td>CC CC CC CC CC CC CC CC</td>
</tr>
<tr>
<td>0E</td>
<td>3C 3C 3C 3C 3C 3C 3C 3C</td>
</tr>
<tr>
<td>0F</td>
<td>FC FC FC FC FC FC FC FC</td>
</tr>
<tr>
<td>10</td>
<td>00 00 00 00 00 00 00 00</td>
</tr>
<tr>
<td>11</td>
<td>00 00 00 00 00 00 00 00</td>
</tr>
<tr>
<td>12</td>
<td>FF FF FF FF FF FF FF FF</td>
</tr>
<tr>
<td>13</td>
<td>00 00 00 00 00 00 00 00</td>
</tr>
<tr>
<td>14</td>
<td>FF FF FF FF FF FF FF FF</td>
</tr>
<tr>
<td>15</td>
<td>00 00 00 00 00 00 00 00</td>
</tr>
<tr>
<td>16</td>
<td>FF FF FF FF FF FF FF FF</td>
</tr>
<tr>
<td>17</td>
<td>FC FC FC FC FC FC FC FC</td>
</tr>
<tr>
<td>18</td>
<td>10 20 10 20 10 20 10 20</td>
</tr>
<tr>
<td>19</td>
<td>04 04 04 04 04 04 04 04</td>
</tr>
<tr>
<td>1A</td>
<td>38 38 38 38 38 38 38 38</td>
</tr>
<tr>
<td>1B</td>
<td>10 10 10 10 10 10 10 10</td>
</tr>
<tr>
<td>1C</td>
<td>EE EE EE EE EE EE EE EE</td>
</tr>
<tr>
<td>1D</td>
<td>7C 7C 7C 7C 7C 7C 7C 7C</td>
</tr>
<tr>
<td>1E</td>
<td>FE FE FE FE FE FE FE FE</td>
</tr>
<tr>
<td>1F</td>
<td>54 54 54 54 54 54 54 54</td>
</tr>
<tr>
<td>20</td>
<td>7C 7C 7C 7C 7C 7C 7C 7C</td>
</tr>
<tr>
<td>21</td>
<td>10 10 10 10 10 10 10 10</td>
</tr>
<tr>
<td>22</td>
<td>24 24 24 24 24 24 24 24</td>
</tr>
<tr>
<td>23</td>
<td>7E 7E 7E 7E 7E 7E 7E 7E</td>
</tr>
<tr>
<td>24</td>
<td>10 20 10 20 10 20 10 20</td>
</tr>
<tr>
<td>25</td>
<td>4C 4C 4C 4C 4C 4C 4C 4C</td>
</tr>
<tr>
<td>26</td>
<td>2A 44 3A 00 2A 44 3A 00</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>27</td>
<td>39</td>
</tr>
<tr>
<td>28</td>
<td>40</td>
</tr>
<tr>
<td>29</td>
<td>41</td>
</tr>
<tr>
<td>2A</td>
<td>42</td>
</tr>
<tr>
<td>2B</td>
<td>43</td>
</tr>
<tr>
<td>2C</td>
<td>44</td>
</tr>
<tr>
<td>2D</td>
<td>45</td>
</tr>
<tr>
<td>2E</td>
<td>46</td>
</tr>
<tr>
<td>2F</td>
<td>47</td>
</tr>
<tr>
<td>30</td>
<td>48</td>
</tr>
<tr>
<td>31</td>
<td>49</td>
</tr>
<tr>
<td>32</td>
<td>50</td>
</tr>
<tr>
<td>33</td>
<td>51</td>
</tr>
<tr>
<td>34</td>
<td>52</td>
</tr>
<tr>
<td>35</td>
<td>53</td>
</tr>
<tr>
<td>36</td>
<td>54</td>
</tr>
<tr>
<td>37</td>
<td>55</td>
</tr>
<tr>
<td>38</td>
<td>56</td>
</tr>
<tr>
<td>39</td>
<td>57</td>
</tr>
<tr>
<td>3A</td>
<td>58</td>
</tr>
<tr>
<td>3B</td>
<td>59</td>
</tr>
<tr>
<td>3C</td>
<td>60</td>
</tr>
<tr>
<td>3D</td>
<td>61</td>
</tr>
<tr>
<td>3E</td>
<td>62</td>
</tr>
<tr>
<td>3F</td>
<td>63</td>
</tr>
<tr>
<td>40</td>
<td>64</td>
</tr>
<tr>
<td>41</td>
<td>65</td>
</tr>
<tr>
<td>42</td>
<td>66</td>
</tr>
<tr>
<td>43</td>
<td>67</td>
</tr>
<tr>
<td>44</td>
<td>68</td>
</tr>
<tr>
<td>45</td>
<td>69</td>
</tr>
<tr>
<td>46</td>
<td>70</td>
</tr>
<tr>
<td>47</td>
<td>71</td>
</tr>
<tr>
<td>48</td>
<td>72</td>
</tr>
<tr>
<td>49</td>
<td>73</td>
</tr>
<tr>
<td>4A</td>
<td>74</td>
</tr>
<tr>
<td>4B</td>
<td>75</td>
</tr>
<tr>
<td>4C</td>
<td>76</td>
</tr>
<tr>
<td>4D</td>
<td>77</td>
</tr>
<tr>
<td>4E</td>
<td>78</td>
</tr>
<tr>
<td>4F</td>
<td>79</td>
</tr>
<tr>
<td>50</td>
<td>80</td>
</tr>
<tr>
<td>51</td>
<td>81</td>
</tr>
<tr>
<td>52</td>
<td>82</td>
</tr>
<tr>
<td>53</td>
<td>83</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>54</td>
<td>84</td>
</tr>
<tr>
<td>55</td>
<td>85</td>
</tr>
<tr>
<td>56</td>
<td>86</td>
</tr>
<tr>
<td>57</td>
<td>87</td>
</tr>
<tr>
<td>58</td>
<td>88</td>
</tr>
<tr>
<td>59</td>
<td>89</td>
</tr>
<tr>
<td>5A</td>
<td>90</td>
</tr>
<tr>
<td>5B</td>
<td>91</td>
</tr>
<tr>
<td>5C</td>
<td>92</td>
</tr>
<tr>
<td>5D</td>
<td>93</td>
</tr>
<tr>
<td>5E</td>
<td>94</td>
</tr>
<tr>
<td>5F</td>
<td>95</td>
</tr>
<tr>
<td>60</td>
<td>96</td>
</tr>
<tr>
<td>61</td>
<td>97</td>
</tr>
<tr>
<td>62</td>
<td>98</td>
</tr>
<tr>
<td>63</td>
<td>99</td>
</tr>
<tr>
<td>64</td>
<td>100</td>
</tr>
<tr>
<td>65</td>
<td>101</td>
</tr>
<tr>
<td>66</td>
<td>102</td>
</tr>
<tr>
<td>67</td>
<td>103</td>
</tr>
<tr>
<td>68</td>
<td>104</td>
</tr>
<tr>
<td>69</td>
<td>105</td>
</tr>
<tr>
<td>6A</td>
<td>106</td>
</tr>
<tr>
<td>6B</td>
<td>107</td>
</tr>
<tr>
<td>6C</td>
<td>108</td>
</tr>
<tr>
<td>6D</td>
<td>109</td>
</tr>
<tr>
<td>6E</td>
<td>110</td>
</tr>
<tr>
<td>6F</td>
<td>111</td>
</tr>
<tr>
<td>70</td>
<td>112</td>
</tr>
<tr>
<td>71</td>
<td>113</td>
</tr>
<tr>
<td>72</td>
<td>114</td>
</tr>
<tr>
<td>73</td>
<td>115</td>
</tr>
<tr>
<td>74</td>
<td>116</td>
</tr>
<tr>
<td>75</td>
<td>117</td>
</tr>
<tr>
<td>76</td>
<td>118</td>
</tr>
<tr>
<td>77</td>
<td>119</td>
</tr>
<tr>
<td>78</td>
<td>120</td>
</tr>
<tr>
<td>79</td>
<td>121</td>
</tr>
<tr>
<td>7A</td>
<td>122</td>
</tr>
<tr>
<td>7B</td>
<td>123</td>
</tr>
<tr>
<td>7C</td>
<td>124</td>
</tr>
<tr>
<td>7D</td>
<td>125</td>
</tr>
<tr>
<td>7E</td>
<td>126</td>
</tr>
<tr>
<td>7F</td>
<td>127</td>
</tr>
</tbody>
</table>
which are reset leave the destination unchanged. One important use of mode 2 is where the screen can be initially cleared to either white (green or buff in the Dragon) or black since the foreground character will always print as the reverse of the screen colour. Mode 3 is OR which overlays the source character on the destination.

TPRINT gets its source character dot patterns from a 1024-byte table, UDC (User Definable Characters), stored in RAM. Table 7.1 gives codes to produce the complete ASCII character set with various graphics shapes for the ASCII control codes $00 to $1F. You will probably find it easier to type large tables of numbers into the computer as hex digits, through a machine code monitor, rather than as FCB directives in an assembly language program.

ASCII uses only 7-bit codes with the highest bit of each byte reset (0), so bit 7 is used by TPRINT as an 'inverse character' flag. If the input character code byte has bit 7 set then the eight bytes picked up from UDC are complemented to change all 1s to 0s and all 0s to 1s before being written to screen memory. Ordinary characters have codes $00 to $7F and inverse characters have codes $80 to $FF.

You don't have to use the character patterns of Table 7.1, of course, since any shape which fits an 8 by 8 dot matrix can be written in UDC. You could even set up more than one UDC table in memory and switch the UDC address stored in TXTVAR (variables used by the text suite) between ASCII and pre-defined graphics. The text suite can be used as an easy way of moving small games shapes around on the screen.

**TPRINT - Modal, high resolution display print**

*Modules* - TCHARY, TDISPX, TWRITE.

*Subroutines* - TVALID, TRIGHT.

*Stack* - 4 + subroutines.

*I/O* -

Input B is character code.

Bit 7 of B is character inverse flag (1 = inverse).

Character dot patterns in RAM table UDC.

Essential parameters and variables in table TXTVAR.

Mode determined by value at TXTVAR+12:

0 = REPLACE, 1 = AND, 2 = EOR, 3 = OR.

Output: character modally printed and cursor (TXTVAR+8,9) moved to next valid print position.

**Notes** -

Written for a variable sized high resolution display.

Each character is an 8 X 8 dot matrix (one byte wide by 8 bytes deep) on the screen. Margins (undisplayed locations at the end of each screen row) are not allowed for.
;TPRINT: top level, saves registers used in modules,
;initialises U to index TXTVAR.
TPRINT  PSHS U,Y,X,D,CC ;save regs used. Index text
       LEAU TXTVAR,PCR ;variables from base U.
       LBSR TVALID ;ensure cursor is on screen.
       BSR TCHARY ;index UDC char patterns in Y.
       BSR TDISPX ;X indexes screen locations.
       BSR TWRITE ;move UDC char to screen and
       LBSR TRIGHT ;move cursor to next position.
       PULS PC,U,Y,X,D,CC ;exit TPRINT routine.

;TCHARY. Y points to first byte of 8 bytes in UDC giving
;dot patterns lor character in B.
TCHARY  TFR  D,Y ;save D in Y. Strip inverse flag
       ANDB #%%01111111 ;from char code. Code * 8 for
       LDA #8 ;set of 8 bytes corresponding to
       MUL ;char code in UDC. Add UDC base
       ADDD 10,U ;address to give char bytes
       EXG  D,Y ;address in Y, restoring D.
       RTS ;return to TPRINT.

;TDISPX: X points to the top of 8 screen locations which
;correspond to the character position indexed by the cursor.
TDISPX  TFR  D,X ;save D in X. Pick up no. of chars
       LDD 7.U ;per line in A, line offset in B.
       MUL ;Address offset of top byte of
       ASLB ;leftmost char on cursor line is
       ROLA ;computed from
       ASLB ;cursor line offset *
       ROLA ;no. of chars per line *
       ASLB ;8 hi-res rows per character.
       ROLA ;Then add cursor char offset
       ADDB 9,U ;to index top byte of 8 vertical
       ADCA #0 ;locations char position. Add
       ADDD .U ;screen start to give actual
       EXG  D,X ;address into X, restoring D.
       RTS ;return to TPRINT.

;TWRITE: move 8 sequential bytes from UDC to 8 vertically
;sequential screen locations. Invert char bits if bit 7.B
;is set. Combine source (UDC) and destination (screen) bytes
;logically according to print-mode (TXTVAR+12).
TWRITE  SEX ;normal (A=$00), inverse(A=$FF).
       LDB #8 ;pattern bytes count. Count and
       PSHS  D ;norm/inverse used with S index.
       LDB 7,U ;get screen row increment.
76 6809 Machine Code Programming

:write loop. 1st job: get UDC byte and perform inverting
:operation if bit 7,B was set (.S now = $FF).
TWLOOP  LDA  $Y+ ;get UDC byte and index next.  
            EORA  .S ;invert only if .S=$FF.
:next job: test mode for logical combinations. After shift:
:REPLACE (0) is EQ,CC. AND (1) is EQ,CS.
:EOR (2) is NE,CC. OR (3) is NE,CS.

TSR    12,U ;combination test on mode.  
BEQ    TWRA ;go REPLACE or AND  
BCC    TWEOR ;go EOR  
ORA    .X ;combine all set bits in UDC and  
BRA    TWMEND ;screen bytes.  
TWEOR  EORA  .X ;complement screen bits if UDC  
BRA    TWMEND ;bits are set, else leave.  
TWRA   BCC    TWMEND ;go replace, else result bit set  
ANDA   .X ;only if UDC and screen bits set.  
TWMEND ROL    12,U ;restore mode.  
:next job: put result byte to screen and move screen pointer  
down to next hi-res row.  
STA    .X ;replacement/combination to screen  
ABX    ;add row-inc to move to next row  
DEC    1,S ;and repeat until 8 bytes moved  
BNE    TWLOOP ;from UDC, processed, written.  
PULS   PC,D ;return to TPRINT.

;TXTVAR: 14 bytes variables used by most routines in the
;text suite. Display parameters here are initialised for
Dragon graphics pages 5, 6, 7 and 8.
TXTVAR FDB $1E00 ;screen start address.  
FDB $1F00 ;2nd char line address.  
FDB $3600 ;screen end + 1 address.  
FCB $18 ;char lines (dot rows / 8)  
FCB $20 ;line width (bytes per row)  
FCB $00 ;cursor line offset (0 to 23)  
FCB $00 ;cursor char offset (0 to 31)  
FDB ?? ?? ;address of UDC (you decide where)  
FCB $00 ;print mode (at REPLACE)  
FCB $00 ;clear mode: 0 = black, 1 = white.

Cursor control

TPRINT calculates the screen addresses from the cursor line and
color (along the line) offsets stored in TXTVAR + 8 and +9.
PRINT AT is easy to write into a program:
But in many cases a more useful method of adjusting the cursor position is to use control codes much like those used by ASCII. Eight codes, $00$ to $07$, or their 'inverse' equivalents, $80$ to $87$, are used by TCNTRL to select various actions. $04$ to $07$ are used for single character or line shifts, TRIGHT, TLEFT, TDOWN and TUP. TDOWN is the same as 'line-feed' on a printer. Left movement is not allowed past the first character on any line and up movement can only go as far as the top line. Movement right or down can cause the screen to be scrolled. All four of these simple cursor movement routines exit through TVALID to ensure that the position is on the screen.

Null ($00$) is used by TCNTRL as a free value to which all printable characters (above $07$) are reduced for the jump table. Another use for the null character is as a string terminator. This is shown later in the chapter.

Codes $03$, $02$ and $01$ form a hierarchy of operations – TCARET ('carriage return', cursor to start of the line), THOME (cursor to start of the top line) and TCLEAR ('form-feed', cursor home and screen cleared). These three routines are combined in an optimised form as a single routine with three entry points. All of these control routines can be called directly by your program but accessing them by merely sending a control character through TCNTRL is by far the easier method.

TCNTRL – Control operation select routine

Subroutines – TPRINT, TCLEAR, THOME, TCARET, TRIGHT, TLEFT, TDOWN, TUP.

Stack – 6 + subroutines.

I/O – Code input in B is either a character to print, a null (return immediately) or a control code (see TCJMP for control codes).

Notes – The jump table can be extended to accommodate any more control routines used.

;TCNTRL: 1st part strips inverse bit from code. deals with ;null byte and reduces all non-controls to $00$ for TPRINT.

TCNTRL   PSHS X,B,CC ;save regs used.
ANDB #01111111 ;strip to normal char codes.
BEQ TCEND ;exit immediately on null.
CMPB #7 ;test for control codes,
BLS TCINDX ;skipping if B is a control,
CLR B ;else index TPRINT branch.

;2nd part: X becomes jump table + 3 * control code to address
;correct long-branch instruction.
TCINDX LEAX TCJMP T,PCR ;X becomes jump table base
LEAX B,X ;address then add 3 * control
ASLB
LEAX B,X ;code in B so X is address of
JSR ,X ;branch instr. to control routine.
LDB I,S ;recover input character and
JSR ,X ;call routine via jump table.
TCEND PULS PC,X,B,CC ;end TCNTRL.

;TCJMP T: jump table for TCNTRL.
TCJMP T LBRA TPRINT ;non-control codes.
LBRA TCLEAR ;code 1
LBRA THOME ;code 2
LBRA TCARET ;code 3
LBRA TRIGHT ;code 4
LBRA TLEFT ;code 5
LBRA TDOWN ;code 6
LBRA TUP ;code 7

TCLEAR, THOME, TCARET – Clear screen and home cursor,
home cursor or carriage return

Stack – TCLEAR: 6. THOME, TCARET: 0.
I/O – No direct input needed. TXTVAR used and affected.

Notes – The full width of screen is cleared.

;TCLEAR: falls through to THOME.
TCLEAR PSHS U,X,D ;save regs used. Index text
LEAX TXTVAR,PCR ;variables from base X.
LDU 4,X ;start to clear from screen end.
LDD #0 ;0 to reset all screen bits
TST 13,X ;unless clear mode not zero
BEQ TCLOOP ;for black screen, if not then
LDD #$FFFF ;all bits set for white.

;clear loop pushes all reset or all set bits to screen RAM.
TCLOOP PSHUD D ;set/reset 16 bits moving pointer
CMPU ,X ;down 2 bytes until at screen
BNE TCLOOP ;start address when all cleared.
PULS U,X,D ;restore regs and now home cursor.

;THOME: falls through to TCARET.
THOME CLR TXTVAR+8,PCR ;cursor offset to top line and,
TCARET: also end of THOME and TCLEAR.

```
TCARET CLR TXTVAR+9,PCR ;cursor offset to line start.

RTS ;exit TCLEAR, THOME, TCARET.
```

TRIGHT, TLEFT, TDOWN, TUP – Single character cursor moves

**Subroutines** – TVA LID.

**Stack** – 0 + TVALID stack use.

**I/O** – No direct input. TXTVAR used and affected.

**Notes** – TDOWN may cause scrolling. TRIGHT may cause carriage-return, line-feed and scrolling.

;TRIGHT: move cursor one character space right.

```
TRIGHT INC TXTVAR+9,PCR ;move cursor char offset
BNE TRVAL ;okay unless 'wraparound' to
DEC TXTVAR+9,PCR ;0, if so put it back
TRVAL LBRA TVALID ;ensure valid screen position.
```

;TLEFT: move cursor one character space left.

```
TLEFT TST TXTVAR+9,PCR ;if cursor char offset is not
BEQ TLVAL ;already at leftmost position
DEC TXTVAR+9,PCR ;move it back one space
TLVAL LBRA TVALID ;ensure valid screen position.
```

;TDOWN: line-feed, cursor down to next line.

```
TDOWN INC TXTVAR+9,PCR ;move cursor line offset
BNE TDVAL ;okay unless 'wraparound' to
DEC TXTVAR+9,PCR ;0, if so move it back
TDVAL LBRA TVALID ;ensure valid screen position.
```

;TUP: cursor up one line.

```
TUP TST TXTVAR+8,PCR ;if cursor line offset is not
BEQ TUVAL ;already on top line then
DEC TXTVAR+8,PCR ;move it up by one line
TUVAL LBRA TVALID ;ensure valid screen position.
```

**TVALID – Ensure cursor indexes valid screen position**

**Subroutines** – TSCROL.

**Stack** – 6 + TSCROL stack use.

**I/O** – No direct input. TXTVAR used and affected.

**Notes** – Excess cursor character offset causes setting to 1st position on next line. Excess line offset causes scrolling up by one line with line offset set to bottom line.

```
TVALID PSHS U,D ;save regs used. Index text
LEAU TXTVAR,PCR ;variables from base U.
```
LDD  8,U ;get cursor offsets in A,B.

;ensure valid char offset (in B).
CMPB 7,U ;char offset okay as long as it
BLO TVLINE ;is less than chars per line,
CLRB ;else reset to leftmost char
INCA ;on next line, making sure that
BNE TVLINE ;no 8-bit “wraparound” from $FF
DECA ;to $00 occurs.

;ensure valid line offset (in A).
TVLINE CMPA 6,U ;line offset okay as long as it
BLO TVEND ;is less than lines on display,
LDA 6,U ;else set at bottom line (1 less
DECA ;than no. of lines) and scroll
LBSR TSCROL ;display up one line.

TVEN D STD 8,U ;put valid offsets back.
PUL S PC,U,D ;restore regs and exit.

TSCROL - Scroll display up one line, clearing bottom line

Stack - 8.

I/O - No direct input. TXTVAR used but not affected.

Notes - The full width of the screen is scrolled.

TSCROL PSHS U,Y,X,D ;save regs used. Index text
LEAU TXTVAR,PCR ;variables from base U.
; initialise pointers to top, leftmost bytes of first and
;second lines (1st and ninth hi-res dot rows).
LDX ,U ;X is destination pointer
LDY 2,U ;Y is source pointer.

;scroll loop: move bytes from (Y) to (X), incrementing
;pointers to next bytes until source gone past screen RAM.
TSM LP LDD ,Y++ ;get source and bump pointer
STD ,X++ ;to destination, bump pointer
CMPY 4,U ;repeat until source pointer has
BNE TSM LP ;gone past screen memory (end + 1).

;initialise D for “clear” to black (mode 0) or white (mode 1).
LDD #0 ;$0000 to reset all bottom line
TST 13,U ;bits if mode 0
BEQ TSCLS P ;skip if it is, else D = $FFFF
LDD #$FFFF ;to set bottom line bits.

;clear loop: set/reset bits until dest. gone past screen.
TSCLS P STD ,X++ ;set/reset 2-bytes of destination
CMPX 4,U ;bumping pointer, until pointer
BNE TSCLS P ;at end + 1.
PUL S PC,U,Y,X,D ;restore regs and exit.
**Strings and storage**

Using a string handling routine is by far the best way to deal with large amounts of text. TSTRNG processes a string of characters and control codes terminating with a null byte ($00). So that as many codes as possible can be used for characters, TSTRNG will recognise control codes only if they are preceded by $80. Normally the codes are routed straight to TPRINT but on encountering $80 TSTRNG sends the next code through TCNTRL. The ‘control code follows’ code $80 never gets past TSTRNG.

TNSTR is a routine to fetch, or rather point to, ‘named’ strings held in memory. The name is really any 16-bit number, excluding $0000 which is used by TNSTR to recognise the end of the string table. You can, however, use two-letter ASCII codes for the names, and this does make programs more readable. Each string also has to have two bytes giving the string length which act as index to the following string. String tables should be set up as in this example:

```
STRTAB  FCC 'MS ;string name “MS”
  FDB $0008 ;length 8 bytes including null
  FCC 'Message ;string contents
  FCB $00 ;null string terminator
  FCC ‘TX ;string name “TX”
  FDB $0005 ;5 bytes including null
  FCC ‘text ;string contents
  FCB $00 ;null terminator
  FDB $0000 ;table terminator.
```

A quite simple and readable program sequence is then all that is needed to first address any particular string and then get it printed:

```
I/DD  #’TX ;string name to D
LEAX  STRTAB,PCR ;address table start
JSR  TNSTR,PCR ;go get string ‘TX’ address
BCS  ERROR ;error if no ‘TX’ string
JSR  TSTRNG,PCR ;go print string ‘TX’.
```

The branch to an error handling routine is, of course, not necessary if you know that string ‘TX’ is in the table but it is good programming practice to take any possible error conditions into account.

**TSTRNG – Character and control string handling routine**

**Subroutines** – TCNTRL, TPRINT.

**Stack** – 4 + subroutines.
Input X points to the first byte of the string. Output X points to the byte following the string's null terminator.

**Notes**

Byte values $01$ to $7F$ and $81$ to $FF$ are normally passed on to TPRINT. Value $80$ causes the next byte to be passed to TCNTRL. $00$ causes exit from TSTRNG unless immediately following $80$.

```
TSTRNG  PSHS B,CC ;save registers used.
          LDB ,X+ ;get char and index next.
          BEQ TSEND ;exit immediately if null string.
;loop till terminator found.
TSLOOP  CMPB #$80 ;is it 'control follows'?
          BNE TSNOTC ;skip if normal character
          LDB ,X+ ;else get control char, bump
          LBSR TCNTRL ;pointer, and send char through
          BRA TSNEXT ;control select. Go get next.
TSNOTC  LBSR TPRINT ;normal chars printed.
TSNEXT  LDB ,X+ ;get next char, bump pointer.
          BNE TSLOOP ;repeat till null terminator.
TSEND  PUL S PC,8,CC ;restore and exit.
```

**TNSTR – Index named string in string table**

**Stack** – 2.

Input X addresses 1st byte of string table.

Input D contains string name

Output, string found: C = 0. D = string length

X = 1st string byte pointer.

Output, not found: C = 1. D = 0. X points to byte following table terminator.

**Notes**

Each string must be preceded by 4 bytes of information. Bytes 1 and 2 are the string name. Bytes 3 and 4 give the offset to the next string. Strings must end with a null terminator byte. The table must end with two null bytes.

```
TNSTR   PSHS Y ;save Y for use as holder of
          TFR D,Y ;requested name throughout.
;loop: first, test name, if found get length & set exit flag.
TNLOOP  CMPY ,X++ ;test name, moving pointer past.
          BNE TNTERM ;if not name, skip to end test.
          LDD ,X++ ;is right string so get length,
          ORCC #%00000100 ;moving X to 1st byte and set Z
          BRA TNLPND ;so exit from loop occurs.
;ttest for table end reached, set 'not found' flag if it is.
TNTERM  LDD −2,X ;was 'name' double-null terminator?
```
BNE TNN EXT ; go get next if not, else set C
ORCC #00000001 ; to show string not found and
BRA TNLPND ; go exit loop (Z = 1).

; get length, add to pointer to index next string. Clear exit.
TNNEXT LDD ,X++ ; get length, moving pointer past
LEAX D,X ; and add, indexing next string.
ANDCC #11111011 ; clear Z for no exit from loop.
TNLPND BNE TNLOOP ; repeat if not string or table end.
PULS PC,Y ; restore and exit.

Optimising TPRINT

Since each text line takes up eight rows on the high resolution screen, the cursor address offset from the screen start is given by the formula:

\[(\text{line offset} \times \text{chars per line} \times 8) + \text{char offset}\]

However, in the Dragon and Color Computer there are 32 characters to each line – each screen row uses 32 locations in PMODE 4. Since 32 multiplied by 8 is 256, the cursor address offset can be formed simply by picking up the line and character offsets as they are in TXTVAR. This makes the TDISPX module of TPRINT much shorter and quicker.

; TDISPX: Dragon / Color Computer version.
TDISPX TFR D,X ; save D in X, pick up line and
LDD 8,U ; char offsets as full address
ADDD ,U ; offset, add screen start to give
EXG D,X ; cursor address into X, getting
RTS ; D back. Return to TPRINT.
System independent text or graphics suites are fairly easy to write since most computers use a similar form of memory mapped display. Sound generation, on the other hand, tends to be very hardware dependent. A lot of computers use programmable sound-effects chips. Some are limited to a simple monotone (sound-on, sound-off) or have no sound facilities whatsoever. The Dragon and TRS-80 Color Computer each have five possible sound production methods, except that one source is ‘non-implemented’. The PIA switching of these is shown in Table 8.1. This diversity of sound creation methods makes it practically impossible to write generally applicable code.

<table>
<thead>
<tr>
<th>PIA 1 CRB-3</th>
<th>PIA 0 CRB-3 (sound enable)</th>
<th>PIA 0 CRA-3 (MUX hi-bit)</th>
<th>Sound source selected</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>D/A</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Cassette</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Cartridge</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>not implemented</td>
</tr>
<tr>
<td>0</td>
<td>0 or 1</td>
<td>0 or 1</td>
<td>single bit sound</td>
</tr>
</tbody>
</table>

The routines in this chapter are written specifically for the Dragon's six-bit digital to analog converter (D/A) since this is by far the most versatile of the sources. They are divided into two suites showing different approaches to sound – static and dynamic. The second of these makes use of the Dragon's two timer interrupts which depend on the frequency of the alternating current mains power supply, which is 50 Hz in Britain. Because of this hardware dependency both sets of routines are unlikely to work on other
computer systems and the second set may not work correctly in other countries where the a.c. frequency is different – in the United States of America, the frequency is 60Hz. This said, you will probably find that not too much rewriting of the routines will be needed to use them on other computers with a D/A and a high-frequency (5000 or more each second) interrupt.

The Dragon D/A

Bits 2 to 7 of PIA 1 PRA (at location $FF20) are output lines to the D/A. If a set bit is written to any of these PRA bits then the line goes high at about +5 volts. If a PRA bit is reset (0) then the line is low at 0 volts. At the other end of each line, in the D/A, the voltage is reduced in proportion to the binary place value of the line. This is achieved by parallel resistors which give double the resistance to each successively lower value bit. Once past the resistors, the lines join to produce one analog voltage which varies in proportion to the value of the six-bit digital number written to PRA-2 to 7.

A digital value is one which is incremented or decremented in discrete steps whereas an analog value can, theoretically, show an infinite number of gradations. The D/A output, however, depends on the digital write to the PIA and so can only have 64 different

| Table 8.2. Dragon D/A output voltage. |
|---|---|---|---|---|
| **PIA 1 D/A bit** | **Digital value set** | **Approximate voltage out** |   |
|        |       | **low** | **high** |
| PRA-7  5  | 0     | $20| 0 | 2.288 |
| PRA-6  4  | 0     | $10| 0 | 1.144 |
| PRA-5  3  | 0     | $08| 0 | 0.572 |
| PRA-4  2  | 0     | $04| 0 | 0.286 |
| PRA-3  1  | 0     | $02| 0 | 0.143 |
| PRA-2  0  | 0     | $01| 0 | 0.0715 |

Sub-total:  
Add constant: 0.25

Total D/A output:  

---

Six Bits of Sound 85
voltage levels but this number is sufficient to obtain reasonably smooth sound changes. The output voltages don't range from 0 to +5 volts as you might expect but are limited to a safe middle range of about 0.25 to 4.75 volts. Table 8.2 shows how to calculate the output voltage for any digital value 0 to 63.

Since bits 2 to 7 of the PRA are used for the D/A instead of bits 0 to 5, it is sometimes worthwhile to think of the values as ranging from 0 to 252 ($00 to $FC) in increments of 4. This alternative approach affects the way in which the six bits to be used as a D/A value are selected from the eight bits in a byte before they are written to the D/A:

LOWAY ASLA
ASLA
STA $FF20

HIWAY ANDA #11111100
STA $FF20

In a loop which increments or decrements the value output by 1, the ‘low way’ value is changed every iteration but the ‘high way’ value actually written to the D/A will be affected only every fourth iteration.

Creating waves

Rapid changes in air pressure cause our eardrums to vibrate and, after a process of bony amplification and neuron triggering, we hear sound. We discern the speed of the pressure changes as pitch and the difference between low and high pressures as amplitude or volume. These two dimensions to sound are represented graphically in Fig. 8.1 which shows one complete cycle of a sine wave. If the cycle of air pressure change this represents is repeated rapidly over a period of time we hear a constant note. Stretching the wave vertically makes the sound louder and stretching it horizontally results in a lower pitch – each second of the note contains fewer cycles.

We can use the D/A to create sound waves by applying different voltages to a loudspeaker, usually by way of an amplifier. The diaphragm of the speaker is controlled electromagnetically so that higher voltages cause a greater displacement from its rest position. Alternating between high and low voltages causes oscillation of the diaphragm which produces air pressure waves. The difference between the maximum and minimum voltages in a cycle translates
into pressure difference so we can control volume by voltage variation. Pitch is controlled by the time we take to complete each cycle of high to low voltage output.

Simple alternation between low and high voltage creates a 'square wave' with the volume dependent on the high voltage value and the pitch on the delay between changing state. This is shown in Fig. 8.2. Square waves are actually very good sounds since they are rich in harmonics at odd multiples of the fundamental frequency – for example, a 100 Hz square wave has the harmonic frequencies of 300, 500, 700 and so on. Square waves are not the only interesting wave shapes, however, and machine code programs operate fast enough to output several dozen different voltages in each cycle, not just the two necessary for square waves.

Relating the loudspeaker's diaphragm movement to Fig. 8.1, the curve can represent its displacement over a period of time. A sequence of values, taken from a wave-shape table, can be sent out through the D/A to position the diaphragm correctly at equal intervals of time along the cycle. The result is stepped rather than a
smoothly curved wave form, but it is still quite a good approximation. Sound waves can be any shape and each has its own distinctive qualities. Table 8.3 is an example of some fundamental wave shapes coded in the highest 6 bits of each of sixteen bytes. The table is for the routine SOUND to use and $00 is a terminator, so any zero values within each shape are coded as $01 which will be masked to produce $00 by SOUND.

Table 8.3. Digital wave shapes (WAVTAB).

<table>
<thead>
<tr>
<th>No.</th>
<th>Values (hexadecimal)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>FF 01 FF 01 FF 01 FF 01 FF 01 FF 01 FF 01 FF 01 FF 01 FF 01 FF 00</td>
</tr>
<tr>
<td>1</td>
<td>F0 E0 D0 C0 B0 A0 90 80 70 60 50 40 30 20 10 00</td>
</tr>
<tr>
<td>2</td>
<td>10 20 30 40 50 60 70 80 90 A0 B0 C0 D0 E0 F0 00</td>
</tr>
<tr>
<td>3</td>
<td>F0 10 E0 20 D0 30 C0 40 B0 50 A0 60 90 70 80 00</td>
</tr>
<tr>
<td>4</td>
<td>80 70 90 60 A0 50 B0 40 C0 30 D0 20 E0 10 F0 00</td>
</tr>
<tr>
<td>5</td>
<td>80 80 80 C0 FF C0 80 40 01 40 80 C0 FF C0 80 00</td>
</tr>
<tr>
<td>6</td>
<td>FF FF FF FF FF 01 FF FF FF FF FF FF 01 FF FF FF FF 01 00</td>
</tr>
<tr>
<td>7</td>
<td>01 04 08 10 20 40 80 FF FC F8 F0 E0 C0 80 01 00</td>
</tr>
</tbody>
</table>

SOUND routine

The routine SOUND needs four parameters input in D and X. A must give the wave shape number and B the number of times the shape is to be repeated. The low order byte of X must have the frequency delay – a measure of the length of time between writing successive table values to the D/A. The high order byte of X is the volume control byte. Volume is graded from $\frac{1}{256}$ to $\frac{255}{256}$ of full volume. The digital value from the table is multiplied by this byte to produce a 16-bit value of which only the highest six bits are used. If the volume byte is $00$ this is taken to mean 256.

An EQU directive sets the length of the table entries as far as SOUND is concerned. From this it calculates the start address of the requested wave shape. You can write a table with longer wave shapes and, if you do, WAVLEN will need to be set accordingly. Another way to get longer wave shapes is to set the null terminators to $01$ – SOUND will continue to address successive table bytes until it reaches a $00$.

SOUND – Wave shape sound routine

Stack – 8.
**I/O** — Input A = wave shape no. in WAVTAB. (0 to 255)

B = repeat count for wave shape. (1 to 256)

X-hi = volume (1 to 256)

X-lo = frequency delay (1 to 256)

**(Notes)** — Initialisation of the D/A as sound source, and sound enable must have taken place before SOUND. Both frequency-delay and repeat-count affect the length of the note played.

```
WAVLEN EQU $10 ; WAVTAB shapes byte length.
; Initialisation by addressing 1st byte of correct entry in
; WAVTAB in X and getting repeat count in B.
SOUND PSHS X.D.CC ; save regs used. Index base of
LEAX WAVTAB,PCR ; wave table then calculate offset
LDB WAVLEN ; to requested shape entry (A)
MUL ; from table start and add to
LEAX D.X ; pointer. X now at right shape.
LDB 2.S ; get repeat count back in B.

; shape repeat loop: end when B=0. Main action to save shape
; start address while processing shape for quick repeat.
SLOOP PSHS X.B ; save shape start and repeat count.
LDA .X+ ; get 1st shape val., index next,
BEQ SLPEND ; but end shape if terminator.

; shape process loop: end on $00 table byte. Multiply table
; value by vol. and write to D/A.
SVALLP LDB 6.S ; get volume and if $00 then skip
BEQ SDTOA ; as D already vol. * vol. (256)
MUL ; else D = vol. * vol. / 256.

SDTOA ANDA #%11111100 ; mask out unused bits and write
STA $FF20 ; new value to D/A then delay ...

; frequency delay loop: determines pitch.
LDB 7.S ; get frequency delay from stack
SFREQ DECB ; and loop until B=0 just using
BNE SFREQ ; up time to get right pitch.
LDA .X+ ; get next shape value and
BNE SVALLP ; repeat till null terminator.

SLPEND PULS X.B ; get shape start address and
DECB ; repeat count back. Repeat till
BNE SLOOP ; repeat count done.
PULS PC.X,D.CC ; restore and exit SOUND.
```

**Sound strings**

Each set of sound parameters can, if given a name and placed in a
table, form part of a string much the same as the text strings of Chapter 7. The routine SNSTR deals with sound strings rather like TNSTR and TSTRNG together deal with text.

The string table format is somewhat different for the sets of sound parameters since each element in the string has four bytes and not just one as in a text string. The two-byte name comes first, followed by two bytes giving the number of elements - this value has to be multiplied by four to index the next string in the table.

SNSTR also deals with initialisation of six-bit sound on the Dragon - and remembers to switch off the sound enable bit when the string has been played.

**SNSTR - Play named sound string**

**Modules** - SGSTR, SDSTR.

**Subroutines** - SWITCH, SOUND.

**Stack** - 12 + subroutines.

**I/O** - Input D contains the name of the sound string.

Output C=1 if sound played, C=0 for string not found or null string.

**Notes** - The name in D cannot be $0000 as this is the end-of-table flag.

;SNSTR: top level, initialises pointer to string table, calls modules to address named string and, if found, play it.

SNSTR

```
LEAU SSTAB,PCR ;of sound string table.
BSR SGSTR ;go find named string, but
BCC SNEND ;end if not found, else
BSR SDSTR ;go process it if found.
SNEND PULS PC,U,Y ;restore, exit SNSTR routine.
```
Six Bits of Sound

TFR Y,D ; move no. of elements into D
LEAU D,U ; and add four times to pointer
LEAU D,U ; (4 bytes to each element)
LEAU D,U ; so pointer now addresses the
LEAU D,U ; name of next string.
SGLEND BNE SGLOOP ; repeat till name matches or e-o-t.
PULS PC,D ; restore name, ret. to SNSTR.

; SDSTR: Input U points to 1st byte, Y = no. of elements.
; out: C=0: null string (Y=0). C=1: string played, U at
; string + 1, Y = 0.
; first, test for empty string. If okay, switch sound on.
SDSTR PSHS X,D ; save regs used.
CMPY #0 ; test for an empty string and
BEQ SDEND ; end immediately if it is.
LDA #$08 ; else enable sound and select
JSR SWITCH,PCR ; D/A at Dragon PIA's.

; process loop. Get parameters. Call SOUND, till e-o-string.
SDLOOP PULU X,D ; get SOUND parameters from string,
LBSR SOUND ; indexing next set, and SOUND
LEAY -1,Y ; them. Repeat for all elements
BNE SDLOOP ; in string.

; disable sound and set string-played flag.
LDA #0 ; reset bit 3 for switching off
JSR SWITCH,PCR ; sound enable.
ORCC #%00000001 ; flag string played in C.
SDEND PULS PC,X,D ; restore, return to SNSTR.

Sound sample

SXMPL can be called from Dragon BASIC by an EXEC command.
It sends the names of both strings in the example sound string table
SSTAB to SNSTR. String $DEAF plays all eight wave shapes in the
sample WAVTAB and string $EEE C plays the second shape at eight
different pitches.

SXMPL PSHS D,CC ; save regs used.
LDD #$DEAF ; go play string "DEAF"
JSR SNSTR,PCR ;
LDD #$EEE C ; then string "EEE C"
JSR SNSTR,PCR ;
PULS PC,D,CC ; restore, return to Basic.
SSTAB FDB $DEAF ; name
Dynamic HI-FI sound

The sound produced by the routine SOUND can be considered static since neither the frequency nor volume change throughout the duration of the note. This is useful for playing tunes but not much good for creating games sound effects. The best effects are produced when frequency and/or volume is dynamic. HI-FI lets you set start values and increment or decrement values so both pitch and volume alter by a programmed amount every \( \frac{1}{50} \) second.

Most Dragon owners know that the TIMER function is operated by an interrupt every \( \frac{1}{50} \) second but many do not realise that this interrupt is synchronised to the video display logic which renews the TV picture fifty times a second. This is known as the ‘Frame sync Interrupt’ (Fl). The display consists of 256 horizontal lines and the Dragon has yet another interrupt synchronised to the line timing – the ‘Horizontal sync Interrupt’ (HI). When enabled by setting bit 0 of P1A 0 CRA the HI causes an IRQ interrupt 12800 times a second (256 * 50), one every 69 or 70 clock cycles.

The part of HI-FI which writes to the D/A is interrupt driven which means that it is not called as a subroutine by the main iterative part, HIMAP. Instead, every other HI signal causes the CPU to stop.

<table>
<thead>
<tr>
<th>FDB</th>
<th>$0008</th>
<th>;8 elements (parameter sets)</th>
</tr>
</thead>
<tbody>
<tr>
<td>FCB 0</td>
<td>0,0,64</td>
<td>;shape, rep-cnt, vol, fr-del.</td>
</tr>
<tr>
<td>FCB 1</td>
<td>0,0,64</td>
<td></td>
</tr>
<tr>
<td>FCB 2</td>
<td>0,0,64</td>
<td>;(try this string with the</td>
</tr>
<tr>
<td>FCB 3</td>
<td>0,0,64</td>
<td>;repeat-count, volume and</td>
</tr>
<tr>
<td>FCB 4</td>
<td>0,0,64</td>
<td>;frequency-delay parameters</td>
</tr>
<tr>
<td>FCB 5</td>
<td>0,0,64</td>
<td>;set to different values.</td>
</tr>
<tr>
<td>FCB 6</td>
<td>0,0,64</td>
<td>;Also change shape nulls to $01</td>
</tr>
<tr>
<td>FCB 7</td>
<td>0,0,64</td>
<td>;to get complex wave shapes.)</td>
</tr>
<tr>
<td>FDB 8</td>
<td>EEEC</td>
<td>;name</td>
</tr>
<tr>
<td>FDB 9</td>
<td>$0008</td>
<td>;8 string elements.</td>
</tr>
<tr>
<td>FCB 10</td>
<td>$20,$80,0</td>
<td></td>
</tr>
<tr>
<td>FCB 11</td>
<td>$24,$80,$E0</td>
<td>;(see if you can find the</td>
</tr>
<tr>
<td>FCB 12</td>
<td>$28,$80,$C0</td>
<td>;frequency-delays which</td>
</tr>
<tr>
<td>FCB 13</td>
<td>$33,$80,$A0</td>
<td>;approximate to actual</td>
</tr>
<tr>
<td>FCB 14</td>
<td>$40,$80,$80</td>
<td>;notes in an octave.)</td>
</tr>
<tr>
<td>FCB 15</td>
<td>$55,$80,$60</td>
<td></td>
</tr>
<tr>
<td>FCB 16</td>
<td>$80,$80,$40</td>
<td></td>
</tr>
<tr>
<td>FCB 17</td>
<td>$00,$80,$20</td>
<td></td>
</tr>
<tr>
<td>FDB 18</td>
<td>$0000</td>
<td>;SST AB terminator.</td>
</tr>
</tbody>
</table>
processing HIMAP, save all the registers on stack (excluding the stack pointer S) and process HIDIVE. The execution time of HIDIVE is longer than 70 clock cycles so a second interrupt is ignored, further interrupts being automatically disabled during the processing of one interrupt. HIDIVE decrements a frequency counter by 1 at each interrupt. Every time the counter reaches zero the D/A output is changed from low to high or from high to low. So HI FI outputs a square wave with a maximum frequency of 3200 Hz and a minimum of 12.5 Hz.

The FI signal causes the note length to be decremented by 1 and the note ends when this reaches 0. HI FI notes can be accurately timed from 0.02 to 5.12 seconds. FI also results in the volume and frequency values being adjusted by the input increment/decrement values. HI FI parameters can best be understood by reference to Table 8.4.

Table 8.4. HI FI sample string (HISS) hexdump. 160 bytes.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Parameter values</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000:</td>
<td>A3 20 00 F8 00 01 A3 40 80 01 80 FE A3 10 80 00</td>
</tr>
<tr>
<td>0010:</td>
<td>01 00 A2 08 00 00 A2 08 00 00 A2 08 80 00 A3 20</td>
</tr>
<tr>
<td>0020:</td>
<td>C0 00 01 00 A3 30 FF 00 40 00 A3 00 00 FF 00 10</td>
</tr>
<tr>
<td>0030:</td>
<td>A2 00 00 20 A3 00 00 10 10 00 A1 00 00 F0 A1 00</td>
</tr>
<tr>
<td>0040:</td>
<td>00 20 A1 00 00 E0 A3 00 00 F0 00 F0 A3 10 00 F0</td>
</tr>
<tr>
<td>0050:</td>
<td>00 00 A2 10 F0 00 A2 10 E0 00 A2 10 D0 00 A2 10</td>
</tr>
<tr>
<td>0060:</td>
<td>C0 00 A2 10 B0 00 A2 10 A0 00 A2 10 90 00 A2 10</td>
</tr>
<tr>
<td>0070:</td>
<td>80 00 A2 10 70 00 A2 10 60 00 A2 10 50 00 A2 10</td>
</tr>
<tr>
<td>0080:</td>
<td>40 00 A2 10 30 00 A2 10 20 00 A2 10 10 00 A2 10</td>
</tr>
<tr>
<td>0090:</td>
<td>08 00 A2 10 04 00 A2 10 02 00 A2 10 01 00 00 00</td>
</tr>
</tbody>
</table>

The first two bytes of each sound command are essential. If they are both nulls HIMAP ends. The second byte is the note length in \(\frac{1}{50}\) second. The first byte tells HIMAP what other parameters are to be picked up. If bit 0 is set then volume and volume inc/dec are in the next two bytes. If bit 1 is set then the frequency delay and its inc/dec value follows. If both are set then the volume parameters are followed by the frequency parameters. If neither is set then no further bytes are picked up. Since only bits 0 and 1 of the command code are used, the other bits can take any value. In HISS they are used to identify the command bytes as A.x (except for the byte at
offset 0068 which is a frequency).

Look at offset 0030 to 003D in Table 8.4:

0030: A2 00 = frequency follows. Note length 256.
0032: 00 20 = fr-delay 256, inc’d by 32 every 1/50 sec.
0034: A3 00 = vol. & freq. follow. Length 256.
0036: 00 10 = volume 0, incremented by 16 every 1/50 s.
0038: 10 00 = fr-delay 16, constant (increment 0).
003A: A1 00 = volume follows. Length 256/50 sec.
003C: 00 F0 = vol. 0, decremented by 16 every 1/50 sec.

HIJAN (just a noise) is a short program to send the address of HISS to HIFI. Call it from BASIC with an EXEC command and listen to 46.56 seconds of dynamic sounds.

```
HIJAN  PSHS  U ;save the contents of U so it
      LEAU  HISS,PCR ;can be used to send HISS
      JSR   HIFI,PCR ;to HIFI for playing, then
      PULS  PC,U ;restore, return to Basic.
```

**HIFI - Interrupt timed dynamic sound routine**

**Modules** - HICUE, HIMAP, HICUT and interrupt routine HIDIVE.

**Stack** - 25 including IRQ entire register save.

**I/O** - Input addresses 1st byte of a sound string.

On exit, U = string + 1.

**Notes** - Written to work on Dragon/TRS-80 Color Computer.

```
;HIFI: top level, just calls modules.
HIFI  PSHS  Y,X,D,CC ;save registers used. Switch on
      BSR   HICUE ;D/A sound and Horiz. Interrupt.
      BSR   HIMAP ;go to parameter fetch loop.
      BSR   HICUT ;switch off D/A and HI.
      PULS  PC,Y,X,D,CC ;restore and exit HIFI

;HICUE: initialise high frequency interrupt and D/A.
HICUE  ANDCC  #%11100110 ;clear C, enable IRQ interrupts.
      LDA   #$08 ;enable sound and select
      JSR   SWITCH,PCR ;D/A 6-bit sound.
      LEAX  HIDIVE,PCR ;change IRQ jump address from
      STX   $010D ;TIMER to HIDIVE.
      LDX   #$0003 ;ensure no sound output
      STX   HIWORD,PCR ;until ready inside HIMAP.
      LDA   $FF01 ;enable Horizontal sync Interrupt
      ORA   #%00000001 ;by setting PIA 0 CRA-0
      STA   $FF01 ;not changing other bits.
      RTS  ;return to HIFI.
```
This is a page from a document titled "Six Bits of Sound". The page contains code and comments in assembly language for a sound generation system. The code is written in a structured manner, with comments explaining the purpose of each section. The code includes instructions for handling interrupts, fetching parameters, and adjusting volume and frequency. The comments are in English, and the code appears to be written for a specific hardware setup, possibly for a microcontroller used in sound synthesis.
;HIDIVE: Interrupt routine, entered on both HI and FI
;interrupts. IRQ automatically saves all registers to
;stack so HIDIVE works on the stacked parameters and on
;2 variable bytes. HIWORD: hi-byte is a square wave D/A
;mask, lo-byte is the frequency count loaded from saved B.

**HIDIVE**

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDD HIWORD,PCR</td>
<td>;get D/A mask and fr-del.</td>
</tr>
<tr>
<td>DECB</td>
<td>;count down fr-delay and if</td>
</tr>
<tr>
<td>BEQ HIWAVE</td>
<td>;0 then go change voltage out.</td>
</tr>
<tr>
<td>NOP</td>
<td>;else use up time so</td>
</tr>
<tr>
<td>NOP</td>
<td>;HIDIVE always takes same</td>
</tr>
<tr>
<td>BRA HIDAVE</td>
<td>;no. of clock cycles.</td>
</tr>
</tbody>
</table>

**HIWAVE**

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDB 6,S</td>
<td>;renew fr-delay count.</td>
</tr>
<tr>
<td>EORA #%11111100</td>
<td>;low to high or high to low</td>
</tr>
</tbody>
</table>

**HIDAVE**

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>STD HIWORD,PCR</td>
<td>;restore changed variables.</td>
</tr>
<tr>
<td>ANDA 4,S</td>
<td>;get masked volume (or $00)</td>
</tr>
<tr>
<td>STA $FF20</td>
<td>;and write it to D/A.</td>
</tr>
</tbody>
</table>

;set C if FI interrupt also occurred. Else C=0.

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDA $FF03</td>
<td>;get PIA 0 CRB for FI flag in</td>
</tr>
<tr>
<td>LSR .S</td>
<td>;bit 7. Shift out stacked C</td>
</tr>
<tr>
<td>ROL A</td>
<td>;shift out FI flag and shift</td>
</tr>
<tr>
<td>ROL .S</td>
<td>;it in to stacked C flag</td>
</tr>
</tbody>
</table>

;read PRA and PRB to clear interrupt flags in CRA and CRB.

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDA $FF02</td>
<td>;clear FI flag.</td>
</tr>
<tr>
<td>LDA $FF00</td>
<td>;clear HI flag.</td>
</tr>
<tr>
<td>RTI</td>
<td>;return to interrupted HIMAP.</td>
</tr>
</tbody>
</table>

**HIWORD**

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMB 2</td>
<td>;HIDIVE variables.</td>
</tr>
</tbody>
</table>
Chapter Nine

An Interrupt Driven Clock

Any computer system which can generate a regular interrupt at a frequency of 1 to 256 per second can have this on-screen clock. It has to be ‘patched in’ to the normal interrupt service routine. On the Dragon this means changing the address in the JMP instructions at locations $010C, $010D and $010E to the address of CLOCK which must end with a jump to the original destination of the interrupt – to $9D3D – if you still want the TIMER and PLAY functions. Don’t expect mellifluous music with the clock in operation – all the tones have a very pronounced 50 Hz warble with a once-a-second hiccup. Set the time correctly by POKEing from BASIC.

CLOCK - Interrupt driven, on-screen, 24-hour, digital clock

Modules - CDPRNT.

Stack - Normal IRQ stacking + 2.

I/O - None in. Registers U, X, D and CC are changed.

Time written to memory-mapped display every second.

Notes - If the normal interrupt routine ever uses the contents of the passed down registers then CLOCK should be written to PSHS and PULS U,X,D,CC.

IRQHZ EQU $32 ;interrupt frequency (50 for Dr.)
CLOCK LEAU CCOUNT,PCR ;index frequency count down and
DEC ,U ;dec it, exit CLOCK routine
BNE CLKEND ;if second not up, else
LDB IRQHZ ;renew counter for next
STB ,U ;second count down.

;increment seconds with any carry to minutes, hours. BCD

;(Binary Coded Decimal) values used for speed and ease.

CLR B ;clear carry flag C so secs get
LDB #3 ;inc'd. Count for 3 values.

CVLOOP LDA ,U ;get time byte after moving
BCS CVLEND ;pointer. Skip if no inc to do.
ADD A #1 ;inc time byte and correct to
DAA ;BCD value then
STA ,U ;put it back to string.
CMPA -3,U ;compare with limit value and
BLO CVLEND ;skip if not reached, else reset
CLR ,U ;to 0. C clear for next byte inc.
CVLEND DECB ;loop for seconds, minutes, and
BNE CVLOOP ;hours, leaving U at hours.

;index screen RAM and print time to screen after converting
;BCD to ASCII decimal digits.
LDX -5,U ;get screen address. Set count
LDB #2 ;in B for 3 loops, ending $FF.
CPLOOP BSR CDPRNT ;print hrs, mins or secs
TSTB ;if seconds just been printed
BEQ CPLEND ;then skip, else
LDA #$3A ;get colon ‘:’ separator to
STA ,X+ ;screen, bumping pointer.
CPLEND DECB ;repeat for hours, minutes
BPL CPLOOP ;and seconds.
CLKEND JMP 1RQRST ;go to normal IRQ routine

;CDPRNT: module to get BCD value at U, convert to two
;ASCII decimal digits and put to screen at X.
CDPRNT LDA ,U ;get BCD value,
LSRA ;shift high order digit
LSRA ;down into lo-nibble A,
LSRA ;clearing hi-nibble A
LSRA ;at same time, then add in
ORA #$30 ;ASCII digits hi-nibble and
STA ,X+ ;write to screen, bump pointer.
LDA ,U+ ;get lo-digit, bumping pointer,
ANDA #$OF ;clear hi-nibble and add in
ORA #$30 ;ASCII digits hi-nibble, write
STA ,X+ ;to screen, bumping pointer,
RTS ;and return to CLOCK.

;variables and parameters for CLOCK, with only label at
;interrupt frequency needed.
FDB $0400 ;screen RAM address ($0400 is
;at top left of Dragon’s normal text screen).
FCB $24,$60,$60 ;hrs in day, mins in hr, secs in
;min. BCD values have to be written in looking like hex.
;These are the limits for comparison with variables ...
FCB 0,0,0, ;time variables (at midnight).
CCOUNT FCB 1RQHZ ;second counter.
Architecture usually refers to the make-up of the actual microprocessor, being anything from a simple list of the registers to a detailed mapping of the full logic. However, since the processor in isolation is about as much use as 1.5 kg of brain on a butcher's slab, it is more illuminating to describe it in relation to the computer system as a whole.

Figure A.1 shows a very much simplified block diagram of the relationship between the various components of a complete system. The number of devices and their linkage is far more complex – as a glance at the schematics for a real system will show you – but in general programmers are not too concerned with technical detail.

Peripherals stand outside the basic system and the computer can, in theory, work without any of them – though not to any useful effect. Input/Output devices are the sockets into which peripherals are plugged. At their simplest they are mere ports through which data is transferred. In their most complex form they are 'intelligent' or 'semi-intelligent' configurations which can perform much of the decoding of information to and from peripherals or linked systems.

Memory is an essential part of the system and is basically a set of numbered pigeon-holes for storing numbers. Memory is of two types: (a) ROM or Read Only Memory where the contents are fixed ('burnt-in' is the jargon term) and cannot be overwritten by new numbers, and is used for programs which have to be present in the computer on power-up; (b) RAM or Random Access Memory which can have its contents changed. Many computer systems have a memory-mapped video display where a portion of RAM is dedicated as video-RAM or screen-memory. These dedicated memory locations correspond to screen positions and their contents to dot-patterns appearing as characters or graphics on the screen. Some systems treat video display in the same way as printers requiring character codes to be sent through an I/O device.
Address and data buses are networks of lines running through the system to carry information between the different parts. In an 8-bit computer the address bus is 16 lines wide and can hold any value between $0000$ and $FFFF$ (0 to 65535 in decimal) and the data bus is 8 lines wide and can carry any value from $00$ to $FF$ (0 to 255 decimal).

The CPU or central processing unit contains a small number of special memory locations referred to as registers, and internal logic which can perform a few simple operations on binary numbers. The CPU can also put values on to the address bus, put values on to the
data bus, take values from the data bus and move values between the registers.

_System control devices_ perform a variety of tasks mostly ensuring that the actions of all the other parts are synchronised. An example of the importance of this synchronisation is demonstrated by the need for both the CPU and video logic to access screen-memory at virtually the same time when a program is printing a message. The conflict is resolved by use of a _system clock_ which regularly and frequently alternates between two states: high (or _active_) and low. The CPU is only allowed to access memory during one state and video logic during the alternate state. One high and one low state together constitute a _clock cycle_ and the frequency of these cycles is used as the measure of how fast a computer operates. Since machine code instructions always operate in a given number of cycles the actual time taken by any instruction varies with the cycle rate. The TRS-80 Color Computer runs at 0.89 MHz (890000 clock cycles per second). More sophisticated, and expensive, business systems such as the SEED System 19 usually run at 2 MHz. The Positron 900 is advertised as having a _500 ns_ cycle time (500 nanosecond cycles is the same as 2 MHz).

![Diagram of memory and I/O ports addressing](image)

*Fig. A.2. Z80 and 6809 memory and I/O ports addressing.*

Computer systems are designed around the abilities and limitations of the processor (CPU) employed. The I/O ports of Z80 systems are tied directly to the processor and the Z80 has special instructions dealing specifically with I/O. The 6809 has no such specific I/O capabilities but can only address memory. Consequently I/O devices in 6809 systems have to be tied in to memory addresses...
(see Fig. A.2) and all I/O operations involve normal memory reference. Memory or port addressing is accomplished by putting a 16-bit address on the address bus. Data stored to memory or output has to be put on the data bus. Memory read or input takes data from the data bus.

All the timing of data movement, address decoding and most of the system control is taken out of the hands of the programmer who only has to provide the processor with a sequence of instructions in numerical form – machine code. The code will say what action has to be performed on data and where that data is to be found. This is the point where the CPU registers interact with the system.

The 6809 register set

**Accumulators (A, B, D)**

Accumulators are the registers in which the results of most

<table>
<thead>
<tr>
<th>Direct Page Register DP</th>
<th>Accumulator A (D high byte)</th>
<th>Accumulator B (D low byte)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Index Register X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Index Register Y</td>
<td></td>
<td></td>
</tr>
<tr>
<td>User Stack Pointer U</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hardware Stack Pointer S</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Program Counter PC</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Fig. A.3. The 6809 register set.*
Appendix A: 6809 Architecture

operations are stored—especially arithmetic operations. A and B are both 8 bits long and capable of holding values 0 to 255 ($00$ to $FF$). D is a 16-bit accumulator formed by joining A and B. The 6809 has a few operations which act on 16 bits of data (mostly load and store operations) but as the data bus is only 8-lines, 16-bit data operations involve two accesses.

Pointers (X, Y, U, S)
Pointers are 16-bit registers which normally contain addresses. The Indexed/Indirect addressing modes of the 6809 cause the values held in the pointers to be put on the address bus, sometimes after the addition of a constant value (programmed in the instruction) or the value from an accumulator. As an example, the instruction LDA B,X causes the 16-bit address formed by adding the value of B to that of X to be put on the address bus. The system logic decodes this address to access just one memory location which results in the data held there being put on the data bus. The CPU receives the data from the data bus and stores it in the A register. All of this action is transparent to the programmer who thinks of the operation as $A \leftarrow \text{memory at } X + B$. The pointers can also be used for 16-bit data store and load and limited arithmetic—designed for address manipulation.

Index Registers (X, Y)
X and Y are usually referred to as Index registers since that is their main function, as described above. The instructions LEAX n, X and LEAY n, Y also allow them to be used as 16-bit counters.

Hardware Stack (S)
As well as the normal pointer functions, S has a special function as stack pointer. Stack is an area of memory reserved for temporary storage of register values generally and for storage of program addresses during subroutine calls particularly. On a JSR or BSR instruction, the following actions occur:

- memory at S-1—Program Address low-order byte
- memory at S-2—Program Address high-order byte
- $S \leftarrow S-2$

Execution moves to Subroutine Address

At the end of the subroutine the program address is taken from memory at S:S+1, S has 2 added to it and the program continues. The instructions $\text{PSHS register names}$ will cause a similar action but
with the values of the registers named. Stack can be anywhere in memory since S is a 16-bit register and can therefore address any memory location.

*User Stack (U)*

U can be used in the same way as S for saving register values on a User Stack. Program addresses, however, are always saved to the Hardware Stack by subroutine call instructions.

*Direct Page Register (DP)*

DP is used by the processor as the high-order byte of memory addressed by the Direct Page addressing mode. The low-order byte of the address has to be written into the machine code instruction. The 6809 can address 65536 different memory locations. In hexadecimal the addresses run from $0000 to $FFFF and the leftmost two digits form the 'page number'. Pages thus run from page 0 to page 255 and each page contains 256 different locations. DP can be set to any page number.

*Condition Codes Register (CC)*

This is dealt with at length under 6809 Flags. It is a collection of eight individual bits holding status and control information.

*Program Counter (PC)*

The Program Counter is the processor's own pointer register. It is the 16-bit register which holds the program address referred to in Hardware Stack. Machine code programs are nothing more than a sequence of 8-bit numbers - one number (byte) to one memory location - and the processor reads programs in the following way:

(a) the contents of the PC are put on the address bus
(b) the 8-bit value (instruction byte) is taken off the data bus
(c) the PC is incremented by 1
(d) the instruction byte is decoded to effect the correct action.

As machine code instructions are anything from 1 to 5 bytes in length the read-instruction sequence may be performed up to five times - each time the PC is pointed to the location of the next byte. When the processor performs the action of any instruction, the PC always contains the address of the location after the instruction. This fact is of absolute importance when you use instructions which depend on the value of the PC - Branches, PC-offset addressing, exchange and transfer with the PC.
6809 flags

The Condition Codes register (CC) is different from the other 6809 registers in that each of its eight bits is treated as a separate unit.

```
<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>C</td>
<td>Carry. Used to store a bit carried out of an arithmetic result when 8 (or 16 for double-byte arithmetic) bits are not enough. Also used as a ninth bit in rotate and shift operations.</td>
</tr>
<tr>
<td>1</td>
<td>V</td>
<td>Overflow. Shows if 2’s complement arithmetic overflow has occurred. The overflow flag is the exclusive-OR of the carry-in with the carry-out of the result sign bit.</td>
</tr>
<tr>
<td>2</td>
<td>Z</td>
<td>Zero. Set if the result of an operation is zero (all bits reset).</td>
</tr>
<tr>
<td>3</td>
<td>N</td>
<td>Negative. Sometimes referred to as the Sign flag since it is a copy of the result sign bit. In 2’s complement signed numbers, $00$ to $7F$ is positive (0 to 127 decimal) and $80$ to $FF$ negative ($-128$ to $-1$ decimal) and bit 7 is thus the sign bit. In 16-bit values the sign bit is bit 15.</td>
</tr>
<tr>
<td>4</td>
<td>I</td>
<td>IRQ Interrupt mask. Regular IRQ interrupts are disabled when $I = 1$, enabled (allowed to occur) when $I = 0$.</td>
</tr>
<tr>
<td>5</td>
<td>H</td>
<td>Half carry. Shows if any carry out of the low-order digit of an 8-bit addition occurred. Used</td>
</tr>
</tbody>
</table>
```

Fig. A.4. The 6809 condition codes register.

Exceptions to this rule are the instructions ORCC, ANDCC, PSH, PUL, EXG and TFR. Five of the bits are used to flag the results of operations and the others as control bits. Table A.1 gives their uses.
by the processor during a DAA instruction.

`FIRQ` Interrupt mask. As `I` but for fast interrupts.

`E` Entire state. IRQ, CWAI, SWI set `E = 1` then save all registers on stack before dealing with the interrupt. FIRQ resets `E = 0` and saves only `PC` and `CC`. `RTI` (Return from Interrupt) pulls `CC` off stack and tests `E` to determine whether all registers of just `PC` have to be restored.

---

**6809 interrupts**

As well as being connected to the address and data buses and various power and control lines, the 6809 CPU has four input lines which generate a particular type of response and three program instructions which emulate the same response. The response made by the processor is to save the state of the machine (i.e. register contents) on stack and pass control to one of a number of special service routines. The signal causing this response is known as an *Interrupt Request*.

Each type of interrupt requires its own service routine and the address at which that routine starts is stored in a reserved area of memory from $FFFF$ to $FFFF$. These addresses are known as *Interrupt Vectors*. Table A.2 gives the locations for the Most Significant Bytes and Least Significant Bytes of the vectors, the type of interrupt and brief descriptions.

*Table A.2. 6809 Vectored interrupts.*

<table>
<thead>
<tr>
<th>MSB at</th>
<th>LSB at</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FFFE</td>
<td>FFFF</td>
<td>RESET Operating system start address on power on.</td>
<td></td>
</tr>
<tr>
<td>FFFC</td>
<td>FFFD</td>
<td>NMI  <em>Non-maskable interrupt.</em> Usually an emergency situation such as power drop. The response in this case would be to switch to a back-up battery.</td>
<td></td>
</tr>
<tr>
<td>FFFA</td>
<td>FFFB</td>
<td>SWI  <em>Software interrupt.</em> Instruction generated interrupt useful during program development for setting break-points. Also for control</td>
<td></td>
</tr>
</tbody>
</table>
transfer between system and user programs. *Interrupt Request.* The IRQ line is usually tied to an I/O device such as the Peripheral Interface Adapter (PIA). The main use is for slow peripherals such as printers to give a *ready* signal to the CPU which meanwhile performs other duties.

**FFF6 FFF7 FIRQ** *Fast Interrupt Request.* Higher priority, faster action equivalent of IRQ. Used for fast peripherals requiring quick response. FIRQ can interrupt IRQ unless disabled.

**FFF4 FFF5 SW12** As SWI.

**FFF2 FFF3 SW13** As SWI.

**FFF0 FFF1** Not used.

Interrupt requests are *input* to the 6809. Corresponding *output* lines are used to signal to external hardware that an interrupt has been recognised and that the CPU is or is not ready to respond.

---

**Fig. A.5.** IRQ action.
IRQ and FIRQ may be enabled or disabled by the status of the I and F flags in the CC register. I/O devices using IRQ and FIRQ often have control bits which allow for interrupt enable/disable.

Interrupts are transparent to the interrupted program except that stack memory is used for register storage. If your program might be interrupted (e.g. by the timer on the Dragon or TRS-80 Color Computer) then you must ensure that there are 12 bytes of stack space below S for IRQ and 3 bytes below S for FIRQ. Figure A.5 shows the effect of IRQ.
## Conventions

Assembler programs (known as source programs – the actual machine code is referred to as the object program) are always written in a tabular fashion. The columns are called fields. Usually the fields are fixed to certain character positions on the line but some assemblers do allow a degree of latitude provided the correct delimiters (characters separating different fields) are used. All assemblers require a minimum of three fields with optional others. A printout of object code alongside source program may have as many as seven fields.

1. **Location** Gives the address of the first byte of the machine code instruction. Usually in hexadecimal.
2. **Code** Gives the machine code (1 to 5 bytes) in hexadecimal.
3. **Line number** Optional in the source program but when used refers to the position of the instruction in the program.
4. **Label** First necessary field in the source program. At assembly the label is used as equivalent to the address of the first byte of the instruction which is labelled.
5. **Mnemonic** Operation name, e.g. ADDA.
6. **Operand or Address** The data, register or memory reference part of the assembler instruction, e.g. \(-15,X\) or \(#$FE\).
7. **Comment** Optional in the source program. Description of what the program is doing. Necessary if you or anyone else wants to understand the program.

The normal delimiters are: (a) spaces – after a label, after the mnemonic and before a comment which follows an instruction, (b) commas – between operands, before register names in no-offset Indexed modes (e.g. \(X++\)), and (c) asterisk – before a complete
comment line. The delimiters used in this book are standard except that comments are always preceded by a semicolon (;).

Labels are usually restricted to six characters and must start with an alphabetic character (A to Z) or a full stop (.). Some assemblers require all labels to begin with a specific symbol. The DASM assembler for the Dragon, for example, insists that all labels begin with '@'. Register names, mnemonics and assembler directives are not allowed to be used as labels.

Assembler directives

These are instructions to the assembler and are not translated into machine code even though they are written in the mnemonic field. Table B.1 gives the usual 6809 directives with their meaning.

Table B.1. Assembler directives.

<table>
<thead>
<tr>
<th>Form</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>ORG</td>
<td>Origin. Tells the assembler where in memory the object code has to start.</td>
</tr>
<tr>
<td>EQU</td>
<td>Equate label to data. The label can then be used in the source program operand field and the assembler will use the equated data in the object code.</td>
</tr>
<tr>
<td>RMB</td>
<td>Reserve Memory Bytes. Used to tell the assembler to leave a given number of locations free.</td>
</tr>
<tr>
<td>FCB</td>
<td>Form Constant Byte. Put a byte of data into memory at the current program location.</td>
</tr>
<tr>
<td>FDB</td>
<td>Form Double Byte. As FCB but two bytes of data.</td>
</tr>
<tr>
<td>FCC</td>
<td>Form Constant Character. Store the ASCII codes of the character(s) following FCC.</td>
</tr>
<tr>
<td>END</td>
<td>End of source program.</td>
</tr>
</tbody>
</table>

Assembler operand forms

The information which an assembler expects to find in the operand field of a source program corresponds closely to the addressing mode used, especially in the use of register names. Most assemblers,
however, expect certain additional information and allow for an expanded range of expressions.

(1) **Labels** Labels can take the place of an actual address in the operand field. The assembler usually passes through a source program at least twice, the first time to build up a label-address table. Instructions requiring data will be given the data located at the label-addressing and instructions needing an address will be given the address. Program relative instructions will have the offset (label minus current position) calculated.

(2) **Data** The default case is decimal requiring the number only (optional preceding ‘&’ for program clarity). Other forms are: (a) hexadecimal starting with “$”, (b) octal starting with“@”, (c) binary starting with “%”, and (d) ASCII – single character or character string (depending on assembler sophistication) preceded by an apostrophe, e.g. FCC 'STRING. Some assemblers will also allow arithmetic expressions which reduce to 8-bit or 16-bit integers (fractions lost).

(3) **PC Relative** Since the normal Indexed form n,PC used with a label – say, DATTAB – would produce object code in which the value of DATTAB is used as the offset, a special assembler form n,PCR is allowed. In this case the distance from the instruction to DATTAB is calculated by the assembler and used as the offset.

(4) **Mode symbols** Immediate data requires a preceding hash sign ‘#’. If the hash is absent the assembler will interpret the data as an address. Assemblers automatically select Direct mode if the address given falls within the page indexed by the DP register and Extended mode if it does not. Direct mode can be forced by preceding the address with ‘<’ and Extended mode by a preceding ‘>’. In Indexed offset addressing, the assembler automatically chooses the smallest offset form (none, 5-bit, 8-bit or 16-bit) consistent with the displacement. Preceding the operand with a ‘<’ forces the 8-bit form and with a ‘>’ the 16-bit form.

### Some real assemblers

**MACE** – Editor, Assembler, Monitor for Dragon.

**DASM** – Assembler for Dragon/TRS-80 Color Computer. Allows assembler instructions to be embedded in BASIC programs. Associated monitor DEMON available together with DASM or on a separate cartridge.
DREAM – Editor, Assembler, Monitor from Dragon Data on cassette or cartridge. ALLDREAM version is a full development package with breakpoints, trace, disassembler, etc.
EDTASM – Editor, Assembler, Monitor package on cartridge for the TRS-80 Color Computer. Monitor-debugger part is ZBUG allowing breakpoint setting, etc.
RAL L! – OmegaSoft relocatable assembler and linking loader

This list is, of course, by no means exhaustive. There are many assemblers on the market – several for each 6809 system – and almost all vary to a greater or lesser extent from the Motorola 6809 assembler standard.
First some facts and figures. There are 59 different types of instruction – LD, PSH, BLE, ASR, and so on. Taking into account the use of different registers to implement these types (CMP A, CMP B, CMP D, etc.) there are 139 forms of instruction. Many of these act on memory indicated by many different addressing modes and if we include these differences, we find that there are over 4800 instructions at our disposal. On sheer volume the 6809 totally overwhelms the two most popular 8-bit processors – the Z80 has about 700 different instructions and the 6502 a mere 151. Of course the number of instructions is not the only factor to determine the efficiency or power of a microprocessor. The execution time of the instructions, the ease of performing higher precision (i.e. 16-bit, 32-bit, floating point) arithmetic and flexibility in dealing with external logic – intelligent printers, hardware-decoded keyboards, etc. – are just a few of the many criteria you might use. However, the size and complexity of the instruction set is very important to the programmer.

Larger instruction sets contain a greater degree of redundancy. The instructions in the small repertoire of the 6502 each perform very different tasks. 6502 programming is consequently a rather mechanical job for the programmer who has very little choice in how he or she will actually code a program. The 6809 programmer, on the other hand, is faced with a bewildering three-dimensional array of instructions – dimensioned by type, form and mode – many of which seem to do exactly the same operation. JSR n,PC does in three bytes and eight clock cycles what BSR n does in two bytes and seven clock cycles. And at the end of the subroutines we have just called, do we PULS PC or RTS? In an expansive mood we might even LDX ,S++ followed by TFR X,PC. The redundancy illustrated by these few examples is not an oversight of the 6809 design team, nor is it an
unfortunate quirk of the three-dimensional structure of the language. Redundancy is built in to aid the programmer.

Rather like that extinct species of schoolteacher who defined his goal as instilling the three ‘Rs’ of reading, ‘riting and ‘rithmetic (but seemingly not spelling) in the minds of his pupils, the programmer is often concerned with the ‘three Ss’ of structure, speed and size. The story of the programmer who wrote a subroutine that was not only fast and compact but also so well structured that even his team leader understood it is probably apocryphal: most programs have to trade off two of the three Ss to achieve the third. The high redundancy of the 6809 instruction set allows us to write the same program in many different ways using varied proportions of the three Ss as circumstances dictate.

The superabundance of 6809 instructions is undoubtedly an aid to the experienced 6809 programmer who probably gives as much conscious thought to his choice of instruction as to his choice of words in a casual conversation in his own native dialect. For a beginner in the language it presents problems. A set with very few instructions is easy to learn: for each task there is one instruction that will do the job so no choices have to be made; the operation performed by each instruction is seen as clearly distinct from those of other instructions. The many instructions of the 6809 set seem to defy the ‘one task – one instruction’ classification which makes for easy learning and use. I mentioned earlier that the 6809 set has a three-dimensional structure based on instruction type (the sort of operation performed), form (in most cases this defines the register used) and mode (whether registers or memory or both are used and the way that memory is accessed). I then gave an example in which two instructions of both different type and different mode performed identical jobs. Clearly, if this sort of boundary crossing happens often – and it does – then learning the 6809 language and understanding its finer points only by type, form and mode is going to be very frustrating.

Tables C.1 to C.11 classify the instructions mainly by type. A few instructions are repeated in more than one group but generally each instruction has been consigned to a single group. The problem with this sort of single-entry grouping is that most instructions really belong to a number of diverse classes. For example, all instructions which use a specific register could be grouped together. To find if you can perform an ‘Arithmetic Shift Left’ on the X register you would refer to the ‘Action on X’ table and find that although you can ABX, LEAX, STX, LDX, PSHS X, etc. you cannot ASLX.
Appendix C: 6809 Instruction Set

You might have found out more quickly by looking at a 'Rotate and Shift' table which would inform you that ASL can be carried out on the contents of the A and B registers and on a memory byte but not on X, Y, U, S, DP, D or PC. A useful table to compose would be one giving all the methods of jumping to and returning from a subroutine.

Compiling tables of related instructions for reference during coding is a sound method of learning what options are available for performing various tasks. The chances are that if your brain has gone to work on classifying the instructions to make the tables then you won't even need to look at the tables when you program - except to check up on result flags or instruction timings.

**Putting the bytes together**

Tables C.1 to C.11 give only the mnemonic and single-byte 'opcode' (in some cases a 2-byte opcode is needed and this is given). But 6809 instructions can be anything from 1 to 5 bytes long and the assembler mnemonic has often to be followed by one or more operands defining the registers and/or memory operated on. So how do you decide what can follow the mnemonic and opcode?

The *addressing mode* and a pinch of common sense will tell you exactly how to form the complete instruction.

1. **Inherent** The operands are implied by the mnemonic and so the code is usually just 1 byte. A few instructions classed as Inherent do need a second byte giving certain information: CWAI needs an 8-bit value to AND with the CC register, EXG and TFR need two register names with their codes in the second byte, and PSH and PUL need the names of all the registers being pushed or pulled.

2. **Direct** Either 2 or 3 bytes. The last byte gives the location within the page of memory indexed by the DP register. In assembler form this can be a number less than 256 or a label.

3. **Extended** Either 3 or 4 bytes. The last two bytes specify a memory address. Assemblers will accept either a number less than 65536 ($FFFF or less) or a label.

4. **Immediate** Operations using 8-bit registers expect a single byte of immediate data (i.e. a value written as the last byte of the instruction) and 16-bit registers need 16 bits of data. In assembly language the data could have been given a name by the EQU directive or have been put in a labelled memory location. In both of these cases the assembler will accept a label as operand.

5. **Relative** Either an 8-bit or 16-bit signed offset to the PC written
as the last 1 or 2 bytes of the instruction. Assemblers will accept a label as operand and calculate the offset (and decide whether to use the Branch or Long Branch form).

(6) Indexed/Indirect All these modes need a post-byte immediately following the opcode, so look up Table C.13 for the post-byte. Table C.12 gives the operand form which corresponds to the particular mode and post-byte. The notes to Table C.12 tell you when any other bytes are needed. Assemblers will, as always, accept valid labels in place of addresses and offsets.

Key to the tables

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Action</th>
<th>Time</th>
<th>HNZVC</th>
<th>Code</th>
<th>Imm., Dir., Ind., Ext.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Acronym of the operation performed (e.g. BGE is Branch if Greater or Equal).</td>
<td>Execution of each instruction in system clock cycles. A 6809 running at 2MHz uses up two million cycles every second; each cycle is 500 ns (nanoseconds). The total execution time of instructions using the Indexed/Indirect modes is the sum of the cycles given against instruction (Tables C.1 to C.11) and Indexed form (Table C.12).</td>
<td>Flags affected by operations.</td>
<td>Instruction opcode given as a pair of hexadecimal digits. May appear under various Addressing modes.</td>
<td>Immediate, Direct Page, Indexed/Indirect and Extended Addressing modes. Other modes are Inherent and Relative.</td>
</tr>
<tr>
<td></td>
<td>Description of what the instruction will cause the processor to do.</td>
<td></td>
<td>Flag name: state depends on result.</td>
<td>Single byte memory location.</td>
<td>Data (bit, byte or double-byte) is moved or assigned in the direction of the arrow.</td>
</tr>
<tr>
<td></td>
<td>Execution of each instruction in system clock cycles. A 6809 running at 2MHz uses up two million cycles every second; each cycle is 500 ns (nanoseconds). The total execution time of instructions using the Indexed/Indirect modes is the sum of the cycles given against instruction (Tables C.1 to C.11) and Indexed form (Table C.12).</td>
<td></td>
<td>0</td>
<td>M</td>
<td>Logical AND (see below)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>always reset to 0.</td>
<td>M:M+1</td>
<td>Logical INCLUSIVE OR (see below)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>Code</td>
<td>^</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>always set to 1.</td>
<td>Ext.</td>
<td>v</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>?</td>
<td>→</td>
<td>Logical AND (see below)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>flag not affected by operation.</td>
<td></td>
<td>Logical INCLUSIVE OR (see below)</td>
</tr>
</tbody>
</table>
Logical EXCLUSIVE-OR (see below)
AND, OR and EOR operate on corresponding individual bits only in the following way:

<p>| | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>a</td>
<td>b</td>
<td>a(\times) b</td>
<td>a(\oplus) b</td>
<td>a(\equiv) b</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

*Table C.1. 8-bit Accumulator Only Operations.*

<table>
<thead>
<tr>
<th>Accumulator A</th>
<th>Accumulator B</th>
<th>Mnem</th>
<th>Code</th>
<th>Mnem</th>
<th>Code</th>
<th>Action</th>
<th>Time</th>
<th>H</th>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASLA</td>
<td>ASLB</td>
<td>48</td>
<td>58</td>
<td>ASRA</td>
<td>ASRB</td>
<td>47</td>
<td>57</td>
<td>C(\sim)R(\sim)R(\sim)C(\sim)0</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LSRA</td>
<td>LSRB</td>
<td>48</td>
<td>58</td>
<td>R(\sim)R(\sim)R(\sim)C(\sim)0</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ROLA</td>
<td>ROLB</td>
<td>49</td>
<td>59</td>
<td>LSRA</td>
<td>LSRB</td>
<td>54</td>
<td>54</td>
<td>R(\sim)R(\sim)R(\sim)C(\sim)0</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RORA</td>
<td>RORB</td>
<td>46</td>
<td>56</td>
<td>TSTA</td>
<td>TSTB</td>
<td>4D</td>
<td>5D</td>
<td>R(\sim)R(\sim)R(\sim)C(\sim)0</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. R\(\sim\)R\(\sim\) indicates that all bits are shifted by one place left or right.
2. R is the one’s complement of R (i.e. R\(\sim\)FF).
3. R\(\sim\)R\(\sim\) has the same effect as R\(\sim\)0\(\sim\)R.
4. R is either of Accumulator A or B.
### Table C.2. 8-bit Memory Only Operations.

<table>
<thead>
<tr>
<th>Mnem</th>
<th>Imm</th>
<th>Dir</th>
<th>Ind</th>
<th>Ext</th>
<th>Action</th>
<th>H</th>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASL</td>
<td>08</td>
<td>68</td>
<td>78</td>
<td>C=M7<del>M0</del>0</td>
<td>? N Z V C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ASR</td>
<td>07</td>
<td>67</td>
<td>77</td>
<td>M7<del>M7</del>M0~C</td>
<td>? N Z C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LSL</td>
<td>08</td>
<td>68</td>
<td>78</td>
<td>C=M7<del>M0</del>0</td>
<td>0 N Z V C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LSR</td>
<td>04</td>
<td>64</td>
<td>74</td>
<td>0=M7<del>M0</del>C</td>
<td>0 N Z C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ROL</td>
<td>09</td>
<td>69</td>
<td>79</td>
<td>C=M7<del>M0</del>C</td>
<td>0 N Z C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ROR</td>
<td>06</td>
<td>66</td>
<td>76</td>
<td>C=M7<del>M0</del>C</td>
<td>0 N Z C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DEC</td>
<td>0A</td>
<td>6A</td>
<td>7A</td>
<td>M=M-1</td>
<td>N Z V</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>INC</td>
<td>0C</td>
<td>6C</td>
<td>7C</td>
<td>M=M+1</td>
<td>N Z V</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CLR</td>
<td>0F</td>
<td>6F</td>
<td>7F</td>
<td>M=0</td>
<td>0 0 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>COM</td>
<td>03</td>
<td>63</td>
<td>73</td>
<td>M~M</td>
<td>N Z 0 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>NEG</td>
<td>00</td>
<td>60</td>
<td>70</td>
<td>M~M+1</td>
<td>N Z V C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TST</td>
<td>0D</td>
<td>6D</td>
<td>7D</td>
<td>M=M</td>
<td>N Z 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. See notes to Table C.1.
2. Instruction times (clock cycles) are given at the column heads.
3. M is the addressed single byte of memory.

### Table C.3. Test and Compare.

<table>
<thead>
<tr>
<th>Mnem</th>
<th>Imm</th>
<th>Dir</th>
<th>Ind</th>
<th>Ext</th>
<th>Action</th>
<th>H</th>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>TSTA</td>
<td>(Inherent. Code: 4D. Time: 2)</td>
<td>A~A</td>
<td>A</td>
<td>N Z 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TSTB</td>
<td>(Inherent. Code: 5D. Time: 2)</td>
<td>B~B</td>
<td>B</td>
<td>N Z 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TST</td>
<td>0D</td>
<td>6D</td>
<td>7D</td>
<td>M=M</td>
<td>N Z 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BITA</td>
<td>85</td>
<td>95</td>
<td>A5</td>
<td>B5</td>
<td>A^M</td>
<td>N Z 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BITB</td>
<td>C5</td>
<td>D5</td>
<td>E5</td>
<td>F5</td>
<td>B^M</td>
<td>N Z 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMPA</td>
<td>81</td>
<td>91</td>
<td>A1</td>
<td>B1</td>
<td>A-M</td>
<td>? N Z V C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMPB</td>
<td>C1</td>
<td>D1</td>
<td>E1</td>
<td>F1</td>
<td>B-M</td>
<td>? N Z V C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMPD</td>
<td>1083</td>
<td>1093</td>
<td>10A3</td>
<td>10B3</td>
<td>D=M:M+1</td>
<td>N Z V C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMPU</td>
<td>1183</td>
<td>1193</td>
<td>11A3</td>
<td>11B3</td>
<td>U=M:M+1</td>
<td>N Z V C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMPX</td>
<td>8C</td>
<td>9C</td>
<td>AC</td>
<td>BC</td>
<td>X=M:M+1</td>
<td>N Z V C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMPY</td>
<td>108C</td>
<td>109C</td>
<td>10AC</td>
<td>10BC</td>
<td>Y=M:M+1</td>
<td>N Z V C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMPS</td>
<td>118C</td>
<td>119C</td>
<td>11AC</td>
<td>11BC</td>
<td>S=M:M+1</td>
<td>N Z V C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. Basic instruction times (clock cycles) for BITA, BITB, CMPA and CMPB are given at the column heads.
2. Add 2 cycles for TST and CMPX in all modes.
3. Add 3 cycles for CMPD, CMPU, CMPY and CMPS in all modes.
4. Only status is affected by these instructions: memory and registers are unchanged.
### Table C.4. Arithmetic and Logic.

<table>
<thead>
<tr>
<th>Mnem</th>
<th>Imm</th>
<th>Dir</th>
<th>Ind</th>
<th>Ext</th>
<th>Action</th>
<th>H</th>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADCA</td>
<td>89</td>
<td>99</td>
<td>A9</td>
<td>B9</td>
<td>A−A+M+C</td>
<td>H</td>
<td>N</td>
<td>Z</td>
<td>V</td>
<td>C</td>
</tr>
<tr>
<td>ADCB</td>
<td>C9</td>
<td>D9</td>
<td>E9</td>
<td>F9</td>
<td>B−B+M+C</td>
<td>H</td>
<td>N</td>
<td>Z</td>
<td>V</td>
<td>C</td>
</tr>
<tr>
<td>ADDA</td>
<td>8B</td>
<td>9B</td>
<td>AB</td>
<td>BB</td>
<td>A−A+M</td>
<td>H</td>
<td>N</td>
<td>Z</td>
<td>V</td>
<td>C</td>
</tr>
<tr>
<td>ADDB</td>
<td>CB</td>
<td>DB</td>
<td>EB</td>
<td>FB</td>
<td>B−B+M</td>
<td>H</td>
<td>N</td>
<td>Z</td>
<td>V</td>
<td>C</td>
</tr>
<tr>
<td>ADDD</td>
<td>C3</td>
<td>D3</td>
<td>E3</td>
<td>F3</td>
<td>D−D+M:M+1</td>
<td>H</td>
<td>N</td>
<td>Z</td>
<td>V</td>
<td>C</td>
</tr>
<tr>
<td>SBCA</td>
<td>82</td>
<td>92</td>
<td>A2</td>
<td>B2</td>
<td>A−A−M−C</td>
<td>?</td>
<td>N</td>
<td>Z</td>
<td>V</td>
<td>C</td>
</tr>
<tr>
<td>SBCB</td>
<td>C2</td>
<td>D2</td>
<td>E2</td>
<td>F2</td>
<td>B−B−M−C</td>
<td>?</td>
<td>N</td>
<td>Z</td>
<td>V</td>
<td>C</td>
</tr>
<tr>
<td>SUBA</td>
<td>80</td>
<td>90</td>
<td>A0</td>
<td>B0</td>
<td>A−A−M</td>
<td>?</td>
<td>N</td>
<td>Z</td>
<td>V</td>
<td>C</td>
</tr>
<tr>
<td>SUBB</td>
<td>C0</td>
<td>D0</td>
<td>E0</td>
<td>F0</td>
<td>B−B−M</td>
<td>?</td>
<td>N</td>
<td>Z</td>
<td>V</td>
<td>C</td>
</tr>
<tr>
<td>SUBD</td>
<td>83</td>
<td>93</td>
<td>A3</td>
<td>B3</td>
<td>D−D−M:M+1</td>
<td>N</td>
<td>Z</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ANDA</td>
<td>84</td>
<td>94</td>
<td>A4</td>
<td>B4</td>
<td>A−A^M</td>
<td>N</td>
<td>Z</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ANDB</td>
<td>C4</td>
<td>D4</td>
<td>E4</td>
<td>F4</td>
<td>B−B^M</td>
<td>N</td>
<td>Z</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EORA</td>
<td>88</td>
<td>98</td>
<td>A8</td>
<td>B8</td>
<td>A−AvM</td>
<td>N</td>
<td>Z</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EORB</td>
<td>C8</td>
<td>D8</td>
<td>E8</td>
<td>F8</td>
<td>B−BvM</td>
<td>N</td>
<td>Z</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ORA</td>
<td>8A</td>
<td>9A</td>
<td>AA</td>
<td>BA</td>
<td>A−AvM</td>
<td>N</td>
<td>Z</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ORB</td>
<td>CA</td>
<td>DA</td>
<td>EA</td>
<td>FA</td>
<td>B−BvM</td>
<td>N</td>
<td>Z</td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. Instruction (clock cycles) for 8-bit operations are given at the column heads.
2. 16-bit operations (ADDD and SUBD) take 2 cycles longer in all modes.
Table C.5. Register-Memory Transfer.

<table>
<thead>
<tr>
<th>Mnem</th>
<th>Imm</th>
<th>Dir</th>
<th>Ind</th>
<th>Ext</th>
<th>Action</th>
<th>H</th>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDA</td>
<td>86</td>
<td>96</td>
<td>A6</td>
<td>B6</td>
<td>A=M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDB</td>
<td>C6</td>
<td>D6</td>
<td>E6</td>
<td>F6</td>
<td>B=M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDD</td>
<td>CC</td>
<td>DC</td>
<td>EC</td>
<td>FC</td>
<td>D=M:M+1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDX</td>
<td>8E</td>
<td>9E</td>
<td>AE</td>
<td>BE</td>
<td>X=M:M+1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDY</td>
<td>108E</td>
<td>109E</td>
<td>10AE</td>
<td>10BE</td>
<td>Y=M:M+1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDU</td>
<td>CE</td>
<td>DE</td>
<td>EE</td>
<td>FE</td>
<td>U=M:M+1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDS</td>
<td>10CE</td>
<td>10DE</td>
<td>10EE</td>
<td>10FE</td>
<td>S=M:M+1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STA</td>
<td>97</td>
<td>A7</td>
<td>B7</td>
<td>F7</td>
<td>M=A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STB</td>
<td>D7</td>
<td>E7</td>
<td>F7</td>
<td></td>
<td>M=B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STD</td>
<td>DD</td>
<td>ED</td>
<td>FD</td>
<td></td>
<td>M:M+1-D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STX</td>
<td>9F</td>
<td>AF</td>
<td>BF</td>
<td></td>
<td>M:M+1-X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STY</td>
<td>109F</td>
<td>10AF</td>
<td>10BF</td>
<td></td>
<td>M:M+1-Y</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STU</td>
<td>DF</td>
<td>EF</td>
<td>FF</td>
<td></td>
<td>M:M+1-U</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STS</td>
<td>10DF</td>
<td>10EF</td>
<td>10FF</td>
<td></td>
<td>M:M+1-S</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. Basic instruction times (clock cycles) for 8-bit transfers (A and B) are given at the column heads.
2. Add 1 cycle for transfers involving D, X or U in all modes.
3. Add 2 cycles for transfers involving Y or S in all modes.
### Table C.6. Stack Operations.

<table>
<thead>
<tr>
<th>Mnem</th>
<th>Code</th>
<th>Time</th>
<th>Action</th>
<th>H</th>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>PSHS</td>
<td>34</td>
<td>5+</td>
<td>For each byte pushed:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PULS</td>
<td>35</td>
<td>5+</td>
<td>For each byte pulled:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PULU</td>
<td>37</td>
<td>5+</td>
<td>byte(\rightarrow(S/U)): ((S/U))-byte.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. All instructions require a post-byte with the following register-bit correspondence:

<table>
<thead>
<tr>
<th>Bit</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register:</td>
<td>PC</td>
<td>U/S</td>
<td>Y</td>
<td>X</td>
<td>DP</td>
<td>B</td>
<td>A</td>
<td>CC</td>
</tr>
</tbody>
</table>

2. Post-byte set bits result in the corresponding registers being pushed/pulled.
3. PSHS/PULS will push/pull U when bit 6 is set, PSHU/PULU will push/pull S when bit 6 is set.
4. Higher-bit registers are pushed before lower-bit, lower-bit registers are pulled before higher-bit.
5. Add 1 clock cycle to the basic instruction time for each byte (not register) pushed or pulled.
6. Flags (CC register) are unaffected only if no value is pulled to the CC register during PULS or PULU.

### Table C.7. Register Exchange and Transfer.

<table>
<thead>
<tr>
<th>Mnem</th>
<th>Code</th>
<th>Time</th>
<th>Action</th>
<th>H</th>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXG</td>
<td>1E</td>
<td>7</td>
<td>Register 1(\rightarrow)Register 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TFR</td>
<td>1F</td>
<td>7</td>
<td>Register 1(\rightarrow)Register 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. Both instructions require a post-byte with the high- and low-order hexadecimal digits giving the codes for registers 1 and 2 respectively.
2. The register-digit correspondence is:

<table>
<thead>
<tr>
<th>Digit</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>8</th>
<th>9</th>
<th>A</th>
<th>B</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register:</td>
<td>D</td>
<td>X</td>
<td>Y</td>
<td>U</td>
<td>S</td>
<td>PC</td>
<td>A</td>
<td>B</td>
<td>CC</td>
<td>DP</td>
</tr>
</tbody>
</table>

3. EXG or TFR is illegal between registers of differing length.
4. Flags (CC register) are unaffected only if the CC register is not the destination register.
5. The effect of codes 6, 7, C, D, E and F is undefined.
### Table C.8. Pointer Manipulation.

<table>
<thead>
<tr>
<th>Mnem</th>
<th>Dir</th>
<th>Ind</th>
<th>Ext</th>
<th>Action</th>
<th>H</th>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>JMP</td>
<td>0E (3)</td>
<td>6E (3+)</td>
<td>7E (4)</td>
<td>PC→EA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JSR</td>
<td>9D (7)</td>
<td>AD (7+)</td>
<td>BD (8)</td>
<td>Stack→PC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PC→EA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LEAX</td>
<td>30 (4+)</td>
<td></td>
<td></td>
<td>X→EA</td>
<td></td>
<td></td>
<td>Z</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LEAY</td>
<td>31 (4+)</td>
<td></td>
<td></td>
<td>Y→EA</td>
<td></td>
<td></td>
<td>Z</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LEAS</td>
<td>32 (4+)</td>
<td></td>
<td></td>
<td>S→EA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LEAU</td>
<td>33 (4+)</td>
<td></td>
<td></td>
<td>U→EA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. Instruction times (clock cycles) are given in parentheses.
2. All of these instructions are designed to deal with pointers to values rather than actual values. Hence the normal meaning given to each addressing mode does not apply. *One level of indirection is removed.*
3. *EA* is Effective Address. This is distinct from the notion of a 16-bit value as illustrated in the following examples:
   (a) `LDX 2.Y` will load X with the value *held in memory at Y+2; Y+3* but `LEAX 2.Y` will load X with the value (address) *held in Y* and add 2 to that value.
   (b) `JMP $89AB` (Extended mode) will load the PC with the value (address) $89AB NOT the value held in memory at $89AB and $89AC.
Table C.9. Program Relative Branching.

<table>
<thead>
<tr>
<th>Mnem</th>
<th>Code</th>
<th>Condition</th>
<th>Mnem</th>
<th>Code</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>N Z V C</td>
<td></td>
<td></td>
<td>N Z V C</td>
</tr>
</tbody>
</table>

(a) Simple conditional

- **BCC** 24 | -- | -- | 0 |
- **BNE** 26 | - | 0 | -- |
- **BVC** 28 | -- | 0 | -- |
- **BPL** 2A | 0 | -- | -- |

(b) Unsigned conditional

- **BHI** 22 | -- | 0 | -- |
- **BHS** 24 | -- | -- | 0 |

(c) Signed conditional

- **BGT** 2E | 0 | 0 | 0 |
- **BGE** 2C | 0 | - | 0 |
- **BPL** 2A | 0 | -- | -- |
- **BLT** 2D | 0 | - | 1 |

(d) Unconditional

- **BRA** 20 | always |
- **BRN** 21 | never |

(e) Subroutine

- **BSR** 8D | always (after pushing PC to hardware stack) |

Notes:

1. Flags (CC register) are unaffected by Branch instructions.
2. The flag states listed are those causing the branch. Where more than one configuration is given, any one of the patterns will cause branching.
3. The mnemonics and codes given are for the 8-bit offset forms of the Branch instruction. Each has a 16-bit *Long Branch* form with the following differences:
   (a) the mnemonic has an 'L' prefix (e.g. LBCC), (b) the code has a $10 pre-byte (e.g. $1024).
4. The instruction must be followed by a byte giving a signed value offset (−128 to +127). *Long Branches* must be followed by a 2-byte signed offset (−32768 to +32767).
5. *Action*: If condition true then PC−PC + offset.
6. *Time*: 8-bit form: 3 clock cycles (Branch or No Branch); 16-bit form: 5 cycles (No Branch), 6 cycles (Branch).
7. *Special cases*: BSR takes 7 cycles. A special form of LBRA (code $16) takes 5 cycles. A special form of LBSR (code $17) takes 9 cycles.
8. BRN (Branch Never) can be used for fine-tuning in precision timing situations or to mark a possible branch position during program development.
### Table C.10. Interrupts.

<table>
<thead>
<tr>
<th>Mnem</th>
<th>Code</th>
<th>Action</th>
<th>H N Z V C</th>
</tr>
</thead>
<tbody>
<tr>
<td>CWAI</td>
<td>3C</td>
<td>CC Register ^ data: E Flag=1</td>
<td>Note 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Stack=PC,U,Y,X,DP,B,A,CC</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Wait for interrupt.</td>
<td></td>
</tr>
<tr>
<td>SWI</td>
<td>3F</td>
<td>(Software Interrupt)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>E Flag=1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Stack=PC,U,Y,X,DP,B,A,CC</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>F Flag=1; I Flag=I</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>PC=Interrupt Subroutine Vector stored in $FFFFA and $FFFFB</td>
<td></td>
</tr>
<tr>
<td>SWI2</td>
<td>103F</td>
<td>As SWI except F and I Flags unaltered and PC=Vector at $FFFF4 and $FFFF5</td>
<td></td>
</tr>
<tr>
<td>SWI3</td>
<td>113F</td>
<td>As SWI except F and I Flags unaltered and PC=Vector at $FFFF2 and $FFFF3</td>
<td></td>
</tr>
<tr>
<td>SYNC</td>
<td>13</td>
<td>Halt processing until interrupt.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>If interrupt disabled (F or I = 1) or interrupt request &lt;3 cycles Then continue processing Else stack registers and transfer control to interrupt service routine.</td>
<td></td>
</tr>
<tr>
<td>RTI</td>
<td>3B</td>
<td>Return from Interrupt. Note 2</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>CC=Stack</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>If E Flag = 0 Then PC=Stack</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Else A,B,DP,X,Y,U,PC=Stack</td>
<td></td>
</tr>
</tbody>
</table>

**Notes:**

1. **CWAI** requires a second (immediate data) byte to be logically ANDed with the CC register. The purpose of this is to clear either or both of the interrupt flags (F and I) before suspending operation to enable interrupts. Status (flags) thus depends on the result of the AND.
2. Status is restored to that before the interrupt occurred.
3. **Time:** SWI, SWI2 and SWI3 execute in 19, 20 and 20 clock cycles respectively. RTI takes 6 cycles if only the CC and PC registers have to be restored. 15 cycles if all registers are to be restored. CWAI and SYNC have time specifications of 20 and 2 cycles, respectively, but since both of these instructions wait for external events the timing is indeterminate.
4. Software interrupts are most often used for setting breakpoints and 'on error' service routines.
5. **CWAI** is used to provide an extremely quick response to an expected interrupt, since the state of the machine (registers) is saved before the interrupt occurs.
6. **SYNC** is used to synchronise operations to external events. Short pulse interrupt requests (less than 3 cycles) will simply restart program execution from the next instruction.
### Table C.11: Program Control and Special Purpose Arithmetic.

<table>
<thead>
<tr>
<th>Mnem</th>
<th>Code</th>
<th>Action</th>
<th>Time</th>
<th>H</th>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>NOP</td>
<td>12</td>
<td>No Operation</td>
<td>2</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>ORCC</td>
<td>1A</td>
<td>CC→CC^d data</td>
<td>3</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>Note 1</td>
<td></td>
</tr>
<tr>
<td>ANDC</td>
<td>1C</td>
<td>CC→CC^d data</td>
<td>3</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>Note 1</td>
<td></td>
</tr>
<tr>
<td>RTS</td>
<td>39</td>
<td>PC→Stack</td>
<td>5</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>ABX</td>
<td>3A</td>
<td>X→X+B (unsigned)</td>
<td>3</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>DAA</td>
<td>19</td>
<td>A→BCD adjusted A</td>
<td>2</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>Z</td>
<td>0</td>
</tr>
<tr>
<td>MUL</td>
<td>3D</td>
<td>D→A×B (unsigned)</td>
<td>11</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>Z</td>
<td>C</td>
</tr>
<tr>
<td>SEX</td>
<td>1D</td>
<td>D→16-bit B (A→sign B)</td>
<td>2</td>
<td>—</td>
<td>—</td>
<td>Z</td>
<td>0</td>
<td>—</td>
</tr>
</tbody>
</table>

**Notes:**

1. ORCC and ANDCC require a following byte of immediate data. Status is the result of the logical operation.
2. ORCC is used to set flags, ANDCC to clear them.
3. Note the difference between \( ABX \), where \( B \) is an unsigned value in the range 0 to 255, and \( LEAX B, X \) where \( B \) is a signed value in the range -128 to +127.
4. After MUL, the C Flag contains the sign of \( B \). This is to facilitate rounding up the high-order result byte in \( A \).
5. RTS may also be effected by \( PULS PC \).
6. DAA is used following arithmetic operations on Binary Coded Decimal values to correct the result to BCD. Since it uses the Carry and Half-carry flags, it must be used before any other instructions alter the status.
### Table C.12. Indexed Addressing Modes – Form and Timing.

<table>
<thead>
<tr>
<th>Type</th>
<th>Non-indirect Form</th>
<th>Non-indirect Time</th>
<th>Indirect Form</th>
<th>Indirect Time</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Constant Offset from R</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>No offset</td>
<td>.R</td>
<td>0</td>
<td>[.R]</td>
<td>3</td>
</tr>
<tr>
<td>5-bit offset</td>
<td>p,R</td>
<td>1</td>
<td>[n,R]</td>
<td>4</td>
</tr>
<tr>
<td>8-bit offset</td>
<td>n,R</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16-bit</td>
<td>nn,R</td>
<td>4</td>
<td>[nn,R]</td>
<td>7</td>
</tr>
<tr>
<td><strong>Accumulator from R</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A offset (8-bit)</td>
<td>A.R</td>
<td>1</td>
<td>[A.R]</td>
<td>4</td>
</tr>
<tr>
<td>B offset (8-bit)</td>
<td>B,R</td>
<td>1</td>
<td>[B,R]</td>
<td>4</td>
</tr>
<tr>
<td>D offset (16-bit)</td>
<td>D,R</td>
<td>4</td>
<td>[D,R]</td>
<td>7</td>
</tr>
<tr>
<td><strong>Auto Increment/Decrement R</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Increment by 1</td>
<td>,R+</td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Increment by 2</td>
<td>,R++</td>
<td>3</td>
<td>[R++]</td>
<td>6</td>
</tr>
<tr>
<td>Decrement by 1</td>
<td>,−R</td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Decrement by 2</td>
<td>,−R</td>
<td>3</td>
<td>[−R]</td>
<td>6</td>
</tr>
<tr>
<td><strong>Constant Offset from PC</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8-bit offset</td>
<td>n,PC</td>
<td>1</td>
<td>[n,PC]</td>
<td>4</td>
</tr>
<tr>
<td>16-bit offset</td>
<td>nn,PC</td>
<td>5</td>
<td>[nn,PC]</td>
<td>8</td>
</tr>
<tr>
<td><strong>Extended Indirect</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16-bit address</td>
<td>use Ext. Mode</td>
<td>[nn]</td>
<td>5</td>
<td></td>
</tr>
</tbody>
</table>

**Notes:**
1. *R* is any of registers X, Y, U or S.
2. *Time* gives the number of clock cycles to be added to the basic instruction times given in Tables C.1 to C.11.
3. *p* is a 5-bit signed offset (range -16 to +15) encoded in bits 4 to 0 of the post-byte.
4. *n* is an 8-bit signed offset (range -128 to +127) which must follow the post-byte.
5. *nn* is a 16-bit signed offset (range -32768 to +32767) which must follow the post-byte.
6. The No offset, 5-bit offset, Accumulator offset and Auto Inc/Dec forms do not need data bytes following the post-byte.
7. Since the meaning of the Indirect Auto Inc/Dec Mode is to indirectly use a table of 16-bit addresses, an increment or decrement by 1 would be an error in programming and is not allowed.
8. The usual assembler forms for the Constant Offset from PC type are [label.PCR] and label.PCR. The assembler will calculate the offset at assembly time.
Table C.13. Indexed Addressing Modes – Post-byte Codes.

(a) Indexing by X, Y, U or S

<table>
<thead>
<tr>
<th>R:</th>
<th>X</th>
<th>Y</th>
<th>U</th>
<th>S</th>
<th>R:</th>
<th>X</th>
<th>Y</th>
<th>U</th>
<th>S</th>
</tr>
</thead>
<tbody>
<tr>
<td>0,R</td>
<td>00</td>
<td>20</td>
<td>40</td>
<td>60</td>
<td>-16,R</td>
<td>10</td>
<td>30</td>
<td>50</td>
<td>70</td>
</tr>
<tr>
<td>1,R</td>
<td>01</td>
<td>21</td>
<td>41</td>
<td>61</td>
<td>-15,R</td>
<td>11</td>
<td>31</td>
<td>51</td>
<td>71</td>
</tr>
<tr>
<td>2,R</td>
<td>02</td>
<td>22</td>
<td>42</td>
<td>62</td>
<td>-14,R</td>
<td>12</td>
<td>32</td>
<td>52</td>
<td>72</td>
</tr>
<tr>
<td>3,R</td>
<td>03</td>
<td>23</td>
<td>43</td>
<td>63</td>
<td>-13,R</td>
<td>13</td>
<td>33</td>
<td>53</td>
<td>73</td>
</tr>
<tr>
<td>4,R</td>
<td>04</td>
<td>24</td>
<td>44</td>
<td>64</td>
<td>-12,R</td>
<td>14</td>
<td>34</td>
<td>54</td>
<td>74</td>
</tr>
<tr>
<td>5,R</td>
<td>05</td>
<td>25</td>
<td>45</td>
<td>65</td>
<td>-11,R</td>
<td>15</td>
<td>35</td>
<td>55</td>
<td>75</td>
</tr>
<tr>
<td>6,R</td>
<td>06</td>
<td>26</td>
<td>46</td>
<td>66</td>
<td>-10,R</td>
<td>16</td>
<td>36</td>
<td>56</td>
<td>76</td>
</tr>
<tr>
<td>7,R</td>
<td>07</td>
<td>27</td>
<td>47</td>
<td>67</td>
<td>-9,R</td>
<td>17</td>
<td>37</td>
<td>57</td>
<td>77</td>
</tr>
<tr>
<td>8,R</td>
<td>08</td>
<td>28</td>
<td>48</td>
<td>68</td>
<td>-8,R</td>
<td>18</td>
<td>38</td>
<td>58</td>
<td>78</td>
</tr>
<tr>
<td>9,R</td>
<td>09</td>
<td>29</td>
<td>49</td>
<td>69</td>
<td>-7,R</td>
<td>19</td>
<td>39</td>
<td>59</td>
<td>79</td>
</tr>
<tr>
<td>10,R</td>
<td>0A</td>
<td>2A</td>
<td>4A</td>
<td>6A</td>
<td>-6,R</td>
<td>1A</td>
<td>3A</td>
<td>5A</td>
<td>7A</td>
</tr>
<tr>
<td>11,R</td>
<td>0B</td>
<td>2B</td>
<td>4B</td>
<td>6B</td>
<td>-5,R</td>
<td>1B</td>
<td>3B</td>
<td>5B</td>
<td>7B</td>
</tr>
<tr>
<td>12,R</td>
<td>0C</td>
<td>2C</td>
<td>4C</td>
<td>6C</td>
<td>-4,R</td>
<td>1C</td>
<td>3C</td>
<td>5C</td>
<td>7C</td>
</tr>
<tr>
<td>13,R</td>
<td>0D</td>
<td>2D</td>
<td>4D</td>
<td>6D</td>
<td>-3,R</td>
<td>1D</td>
<td>3D</td>
<td>5D</td>
<td>7D</td>
</tr>
<tr>
<td>14,R</td>
<td>0E</td>
<td>2E</td>
<td>4E</td>
<td>6E</td>
<td>-2,R</td>
<td>1E</td>
<td>3E</td>
<td>5E</td>
<td>7E</td>
</tr>
<tr>
<td>15,R</td>
<td>0F</td>
<td>2F</td>
<td>4F</td>
<td>6F</td>
<td>-1,R</td>
<td>1F</td>
<td>3F</td>
<td>5F</td>
<td>7F</td>
</tr>
<tr>
<td>.R+</td>
<td>80</td>
<td>A0</td>
<td>C0</td>
<td>E0</td>
<td>not</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>.RH</td>
<td>81</td>
<td>A1</td>
<td>C1</td>
<td>E1</td>
<td>not</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>.-R</td>
<td>82</td>
<td>A2</td>
<td>C2</td>
<td>E2</td>
<td>not</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>.--R</td>
<td>83</td>
<td>A3</td>
<td>C3</td>
<td>E3</td>
<td>not</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>.R</td>
<td>84</td>
<td>A4</td>
<td>C4</td>
<td>E4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B,R</td>
<td>85</td>
<td>A5</td>
<td>C5</td>
<td>E5</td>
<td>[B,R]</td>
<td>95</td>
<td>B5</td>
<td>D5</td>
<td>F5</td>
</tr>
<tr>
<td>A,R</td>
<td>86</td>
<td>A6</td>
<td>C6</td>
<td>E6</td>
<td>[A,R]</td>
<td>96</td>
<td>B6</td>
<td>D6</td>
<td>F6</td>
</tr>
<tr>
<td>n,R</td>
<td>88</td>
<td>A8</td>
<td>C8</td>
<td>E8</td>
<td>[n,R]</td>
<td>98</td>
<td>B8</td>
<td>D8</td>
<td>F8</td>
</tr>
<tr>
<td>D,R</td>
<td>8B</td>
<td>AB</td>
<td>CB</td>
<td>EB</td>
<td>[D,R]</td>
<td>9B</td>
<td>BB</td>
<td>DB</td>
<td>FB</td>
</tr>
</tbody>
</table>

(b) Program Counter Offset and Extended Indirect

<table>
<thead>
<tr>
<th>Four options</th>
<th>Four options</th>
</tr>
</thead>
<tbody>
<tr>
<td>n,PC</td>
<td>8C AC CC EC</td>
</tr>
<tr>
<td>nn,PC</td>
<td>8D AD CD ED</td>
</tr>
<tr>
<td>nn</td>
<td>use Extended Mode</td>
</tr>
</tbody>
</table>
Appendix D

ASCII Control and Character Codes

ASCII (American Standard Code for Information Interchange) control codes ($00$ to $1F$ and $7F$) were designed for terminal control. Most of them have no use within the stand-alone micro. A few are often used as cursor control codes by character and string print routines. The character codes ($20$ to $7E$) are almost always used for inter-computer communicating and often for file storage on tape or disk. They are not always used for internal character representation.

Table D.1. Control code meanings.

<table>
<thead>
<tr>
<th>Code</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>$00$</td>
<td>NUL Null</td>
</tr>
<tr>
<td>$01$</td>
<td>SOH Start of Heading</td>
</tr>
<tr>
<td>$02$</td>
<td>STX Start Text</td>
</tr>
<tr>
<td>$03$</td>
<td>ETX End Text</td>
</tr>
<tr>
<td>$04$</td>
<td>EOT End of Transmission</td>
</tr>
<tr>
<td>$05$</td>
<td>ENQ Enquiry</td>
</tr>
<tr>
<td>$06$</td>
<td>ACK Acknowledge</td>
</tr>
<tr>
<td>$07$</td>
<td>BEL Bell</td>
</tr>
<tr>
<td>$08$</td>
<td>BS Backspace</td>
</tr>
<tr>
<td>$09$</td>
<td>HT Horizontal Tab</td>
</tr>
<tr>
<td>$0A$</td>
<td>LF Line Feed</td>
</tr>
<tr>
<td>$0B$</td>
<td>VT Vertical Tab</td>
</tr>
<tr>
<td>$0C$</td>
<td>FF Form Feed</td>
</tr>
<tr>
<td>$0D$</td>
<td>CR Carriage Return</td>
</tr>
<tr>
<td>$0E$</td>
<td>SO Shift Out</td>
</tr>
<tr>
<td>$0F$</td>
<td>SI Shift In</td>
</tr>
<tr>
<td>$7F$</td>
<td>DEL Delete</td>
</tr>
<tr>
<td>$10$</td>
<td>DLE Data Link Escape</td>
</tr>
<tr>
<td>$11$</td>
<td>DC1 Direct Control 1</td>
</tr>
<tr>
<td>$12$</td>
<td>DC2 Direct Control 2</td>
</tr>
<tr>
<td>$13$</td>
<td>DC3 Direct Control 3</td>
</tr>
<tr>
<td>$14$</td>
<td>DC4 Direct Control 4</td>
</tr>
<tr>
<td>$15$</td>
<td>NAK Negative Acknowledge</td>
</tr>
<tr>
<td>$16$</td>
<td>SYN Synchronous Idle</td>
</tr>
<tr>
<td>$17$</td>
<td>ETB End Transmission Block</td>
</tr>
<tr>
<td>$18$</td>
<td>CAN Cancel</td>
</tr>
<tr>
<td>$19$</td>
<td>EM End of Medium</td>
</tr>
<tr>
<td>$1A$</td>
<td>SUB Substitute</td>
</tr>
<tr>
<td>$1B$</td>
<td>ESC Escape</td>
</tr>
<tr>
<td>$1C$</td>
<td>FS Form Separator</td>
</tr>
<tr>
<td>$1D$</td>
<td>GS Group Separator</td>
</tr>
<tr>
<td>$1E$</td>
<td>RS Record Separator</td>
</tr>
<tr>
<td>$1F$</td>
<td>US Unit Separator</td>
</tr>
<tr>
<td>$20$</td>
<td>SP Space</td>
</tr>
</tbody>
</table>
Table D.2. ASCII character codes.

<table>
<thead>
<tr>
<th>L.S. digit</th>
<th>Most significant hexadecimal digit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>2</td>
</tr>
<tr>
<td>0</td>
<td>SP</td>
</tr>
<tr>
<td>1</td>
<td>!</td>
</tr>
<tr>
<td>2</td>
<td>&quot;</td>
</tr>
<tr>
<td>3</td>
<td>#</td>
</tr>
<tr>
<td>4</td>
<td>$</td>
</tr>
<tr>
<td>5</td>
<td>%</td>
</tr>
<tr>
<td>6</td>
<td>&amp;</td>
</tr>
<tr>
<td>7</td>
<td>*</td>
</tr>
<tr>
<td>8</td>
<td>(</td>
</tr>
<tr>
<td>9</td>
<td>)</td>
</tr>
<tr>
<td>A</td>
<td>:</td>
</tr>
<tr>
<td>B</td>
<td>+</td>
</tr>
<tr>
<td>C</td>
<td>&lt;</td>
</tr>
<tr>
<td>D</td>
<td>=</td>
</tr>
<tr>
<td>E</td>
<td>&gt;</td>
</tr>
<tr>
<td>F</td>
<td>?</td>
</tr>
</tbody>
</table>
Appendix E

Some 6809 Computer Systems

The following list is just a small sample of the available 6809 systems. Most are designed as business machines or boards for industrial control applications. In the home computer field, only Tandy/Radio Shack and Dragon Data have built complete systems around the 6809, although you can get 6809 add-on boards for other home/small business computers.

The TRS-80 Color Computer

This computer is built around the MC6809E processor with a clock speed of 0.894 MHz. Other on-board hardware devices include the MC6883 Synchronous Address Multiplexer, MC6847 Video Display Generator and two MC6821 PIA s. Video display is output to a normal television and is capable of thirteen different modes from text with a 32 × 64 pixel graphics capability to a 192 × 256 dot graphics without text. Sound can be software generated and output to a television speaker. Available with either 16K or 32K dynamic RAM.

Further details can be obtained from most Tandy dealers or from Tandy’s Walsall head office on 0922 648181.

The Dragon 32 and 64

The Dragon is remarkably similar to the Color Computer and is available from many high street computer and electrical stores.

If you can’t get the details, try Dragon Data on 0792 580651.
Positron 900 and 9000

The Positron 900 is based on the MC6809 and is built as a single board requiring the attachment of keyboard terminal. Dynamic RAM memory is expandable from 64K to 256K and up to 128K of on-board ROM is supported. The processor unit has four RS232C serial ports and an IEEE 488 interface. Up to seven processor units and eight disk drives can be networked using the Positron 9300 Network Controller which has its own 6809 processor.

The Positron 9000 Work Station incorporates the 9000/1 Main Processor Board and the 9000/2 Video/Keyboard. The keyboard is software decoded for easy user modification. The video output is Viewdata compatible with 24 rows of 40 characters on a $14 \times 10$ dot matrix. The screen is 1K memory mapped or 10K memory mapped for $240 \times 240$ pixel graphics, with mixed text. Video output is to composite video, direct video or channel 36. The board also has a 0 to 4kHz tone generator for output to an external speaker.

Further details are available from Positron Computers on 09252 29741.

SEED System 19/64DS5

This is based on a CPU board with a 6809 processor running at 2 MHz, a disk controller and 57K RAM. It has three RS232C serial interfaces, one parallel interface and one SASI interface for a Winchester disk add-on.

System 19 add-on boards include the SCB-69 CPU board with a 6809 processor at 2 MHz, 1K of scratchpad RAM and a 10 ms interrupt real-time clock with signals from months to 0.001 seconds, the SEED PTM-1 board based on the MC6840 timer with three 16-bit counters and associated control registers, a 256K dynamic RAM board and several D/A and A/D converters.

Details from Strumech Engineering Electronic Developments Ltd on 05433 78151 or 4321.

Windrush Micro Systems

Windrush supply a large range of systems and add-on boards intended mostly for industrial control or as development systems.

The Euro-3X development system features a 2 MHz 68B09
processor, 56K static RAM with battery back-up, two R6551A RS232 ports, two R6522 parallel ports, seven 16-bit timers (one MC68B40 and two R6522A) and a battery backed MM 58167 clock-calendar.

The PRIVAC BT-1 512 by 480 intelligent graphics controller board has its own 6809 CPU running at 1.5 MHz. Text and graphics can be mixed with 43 lines of 83 characters in a 6 × 10 dot matrix character cell as default but are capable of being set to 15 different sizes in four orientations. Four 96 character sets are available. The board also includes an eight-channel 8-bit A/D converter for joystick, tracker ball or mouse control. The board has 6K of firmware, expandable up to 20K and communicates with the host board via only 4 bytes on the host memory map.

The GIMIX 6809+ CPU board includes jumper selectable clock speeds of 1, 1.5 or 2 MHz for the 6809 and clock speeds of 2, 3 or 4 for the optional 9511A or 9512 Arithmetic processor. It also has a 6840 programmable timer and a battery backed 58167 real-time clock.

Further details about these and many other boards and systems from Windrush Micro Systems on 0692 405189.
Further Reading

Books

One book like this can only provide you with a glimpse of the exciting and challenging field of machine code programming. The key to success in developing your new knowledge lies in hard work and receptiveness to ideas. The following list of books should provide you with a lot of the information you need to extend your programming abilities.

Sinclair, James and Barden are more or less introductory books but they do contain information about the Dragon and Color Computer (and about 6809 programming generally) that I did not have room for in this book. DeMarco and Leventhal are essential reading if you want to progress further – both of them give many useful references. Don’t bother getting Knuth unless you are contemplating doing a course in computer science or are inordinately fond of mathematics. I have included the very informative psychology book to remind you that computers are built, programmed and used by people. Hofstadter and Spencer-Brown will both concentrate and expand your thoughts – read them together.

Motorola books

Motorola Microprocessor Products Data Manual

Tandy (Radio Shack) books

Cat. No. 62-2076

TRS-80 Color Computer Assembly Language Programming
by William Barden, Jr. Cat. o. 62-2077

Cat. No. 26-3193


**Magazines**

Reading magazines will keep you up to date with hardware developments. No magazine, as far as I know, is aimed solely at the writer of assembly language programs, though some do publish machine code listings and ‘hex dumps’ occasionally.

*Personal Computer World* has been running a series since 1980 called ‘PCW SUB SET’. This publishes three or four machine code routines submitted by readers in each issue. Give it a try.

**ROM**

You can get a lot of ideas from the professionally written programs inside your computer system. Buy a disassembler (or write one) and find out how your BASIC is written. Just remember, though, that the software inside your machine is copyright so you can’t use it commercially.
<table>
<thead>
<tr>
<th>Routine</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BASADJ</td>
<td>Adjust number to base, 26</td>
</tr>
<tr>
<td>BRKCHK</td>
<td>Check for BREAK key pressed, 41</td>
</tr>
<tr>
<td>BUTTON</td>
<td>Check for joystick fire-button press, 56</td>
</tr>
<tr>
<td>CDPRT</td>
<td>Two digit BCD to printed ASCII decimal digits, 98</td>
</tr>
<tr>
<td>CHKKEYZ</td>
<td>Check for Z key pressed, 25</td>
</tr>
<tr>
<td>CLOCK</td>
<td>On-screen digital clock, 97</td>
</tr>
<tr>
<td>CDRST</td>
<td>Reset co-ordinates to origin, 63</td>
</tr>
<tr>
<td>DIVAB</td>
<td>8-bit unsigned binary integer division, 30</td>
</tr>
<tr>
<td>DIVXY</td>
<td>16-bit unsigned binary integer division, 31</td>
</tr>
<tr>
<td>GDCLR</td>
<td>Clear graphics window, 63</td>
</tr>
<tr>
<td>GDRST</td>
<td>Reset co-ordinates and clear graphics window, 63</td>
</tr>
<tr>
<td>GSTRNG</td>
<td>Process a program embedded string of graphics commands, 64</td>
</tr>
<tr>
<td>GXNMLP</td>
<td>Graphics suite demonstration program for the Dragon, 66</td>
</tr>
<tr>
<td>HICUE</td>
<td>Initialise Dragon interrupt and 6-bit sound, 94</td>
</tr>
<tr>
<td>HICUT</td>
<td>Cut off Dragon interrupt and 6-bit sound, 95</td>
</tr>
<tr>
<td>HIDIVE</td>
<td>Dynamic sound interrupt routine, 96</td>
</tr>
<tr>
<td>HIFI</td>
<td>Dynamic sound main routine, 94</td>
</tr>
<tr>
<td>HIJAN</td>
<td>Dynamic sound demonstration program for the Dragon, 94</td>
</tr>
<tr>
<td>HIMAP</td>
<td>Dynamic sound parameter read routine, 95</td>
</tr>
<tr>
<td>JOYAD</td>
<td>Joystick analog to digital read, 56</td>
</tr>
<tr>
<td>JOYCA</td>
<td>Single joystick and fire-button read, 55</td>
</tr>
<tr>
<td>KEYCHK</td>
<td>Check for defined keys pressed, 42</td>
</tr>
<tr>
<td>L1E</td>
<td>Modal vectored straight line draw, 61</td>
</tr>
<tr>
<td>LINEDO</td>
<td>Draw line from stored variables, 62</td>
</tr>
<tr>
<td>LINIT</td>
<td>Calculate line variables from vector, 61</td>
</tr>
<tr>
<td>MBADD</td>
<td>Multi-byte binary addition, 28</td>
</tr>
<tr>
<td>MBYBY</td>
<td>8-bit by 16-bit unsigned binary integer multiplication, 23</td>
</tr>
<tr>
<td>MULXY</td>
<td>16-bit unsigned binary integer multiplication, 32</td>
</tr>
<tr>
<td>PADDR</td>
<td>Co-ordinates to absolute address conversion, 59</td>
</tr>
<tr>
<td>PLOT</td>
<td>Modal vectored plot, 58</td>
</tr>
<tr>
<td>PLOTAP</td>
<td>Plot addressed point, 59</td>
</tr>
<tr>
<td>RANDOM</td>
<td>16-bit pseudo-random number generator, 34</td>
</tr>
<tr>
<td>SDSTR</td>
<td>Sound string processing routine, 91</td>
</tr>
<tr>
<td>SGSTR</td>
<td>Index named sound string, 90</td>
</tr>
<tr>
<td>SNSTR</td>
<td>Play named sound string, 90</td>
</tr>
<tr>
<td>SOUND</td>
<td>Wave shape sound routine, 88</td>
</tr>
<tr>
<td>STCRDS</td>
<td>Set new co-ordinates, 63</td>
</tr>
<tr>
<td>STMODE</td>
<td>Set new PLOT mode, 62</td>
</tr>
<tr>
<td>SWITCH</td>
<td>Switch Dragon control lines on or off, 53</td>
</tr>
<tr>
<td>SXNMLP</td>
<td>Sound demonstration program for the Dragon, 91</td>
</tr>
<tr>
<td>TCARET</td>
<td>High resolution text carriage return, 78</td>
</tr>
<tr>
<td>TCHARY</td>
<td>Index user defined character, 75</td>
</tr>
<tr>
<td>TCLEAR</td>
<td>High resolution text clear screen, 78</td>
</tr>
<tr>
<td>TCNTRL</td>
<td>High resolution text control operation select, 77</td>
</tr>
</tbody>
</table>
TDISPX, High resolution text screen character index, 75, 83
TDOWN, Cursor down, 79
THOME, Cursor home (top left), 78
TLEFT, Cursor left, 79
TNSTR, Index named character string, 82
TPRINT, Modal, high resolution character print, 74
TRIGHT, Cursor right, 79
TSCROLL, Scroll high resolution text screen, 80
TSTRNG, Character and control code string handling routine, 81
TUP, Cursor up, 79
TVALID, Validate cursor, 79
TWRITE, Transfer character from user definable characters to high resolution text screen, 75
VECADD, Add vector to co-ordinates, testing against limits, 60
VIDEOM, Video mode selection on the Dragon, 52
VIDEOP, Video page addressing on the Dragon, 50
Index

accumulator offset addressing, 50
accumulator only instructions, 117
accumulators, 102
acknowledge signal, 39
address bus, 46, 100
addressing, 2
addressing modes, 115
address selection, 8
analog to digital, 54
AND (bit logic), 69, 116
arithmetic, 28
arithmetic and logic instructions, 119
arithmetic, special purpose instructions, 125
arrowheads, 15
ASCII, 22, 41, 81, 98, 128
assembler directives, 110
assembler fields, 109
assembler operand forms, 110
asmbers, 10, 109
assembly language, 10
assumptions, 9
auto-increment addressing, 53

bank account, 2
bank switching, 47
BASIC entry of machine code, 10
BASIC variables, 4
BCD (Binary Coded Decimal), 97 8
BCD to ASCII decimal conversion
branch instructions, 123
bytes, 4
carry flag, 105
cassette motor control, 44, 53
clear screen, 63, 78
clock cycles, 34, 92, 101, 116
clock signals, 44
coding, 22
colour selection, 52
comments, 24, 109
computer system components, 99
condition codes register, 104
constants, 25
constructs, 16
control bits, 105
control codes, 77
control register, 36, 40, 45
CPU (Central Processing Unit), 100
cursor movement, 77, 80
DAA (Decimal Adjust A), 98, 106
DASM (assembler) labels, 100
data, 25, 111
data bus, 100
data direction register, 37, 8
depcoding, 22
delay, 66, 88, 9
delimiter, 109
digital clock, 97
digital to analog, 55, 85, 6, 93
direct addressing, 7
direct page, 8
direct page addressing, 104
direct (page) addressing mode, 115
direct page register, 104
division, 29
documentation, 12, 24
dollar sign, 5, 111
dot matrix, 74
Index

DO WHILE construct, 18
Dragon computer, 130
driver program, 47
dynamic RAM, 45
dynamic sound, 92

E clock signal, 44
END (assembler directive), 110
end-of-table, 90, 92
entire state flag, 106
EOR (bit logic), 69, 117
EQU (assembler directive), 26, 88, 110, 115
error conditions, 81
execution time, 24
extended addressing, 47
extended addressing mode, 115

fallthrough, 18, 25
FCB (assembler directive), 53, 110
FCC (assembler directive), 81, 110
FDIR (assembler directive), 60, 110
fire-button, 42, 54
FIRQ (Fast Interrupt Request), 39, 107
FIRQ Interrupt mask, 106
flags, 22, 105
flowcharts, 15, 19
flow chart standards, 15
flow chart symbols, 15
flow chart symbols, 15
frame sync, 92
frequency, 84, 88, 92, 97

GIMIX, 47, 132
graphics, 57, 70
graphics string, 64

half-carry flag, 105
hand-assembly, 10
handshaking, 38
hardware, 36, 49, 84, 99
hardware stack pointer, 103
harmonics, 87
hash sign, 111
header information, 24
hexadecimal, 5
hexdump, 71, 88, 93
high resolution text, 69
high resolution video, 47
horizontal sync, 92

immediate addressing, 26
immediate addressing mode, 115
indexed addressing, 25
indexed addressing mode, 116, 126
index registers, 103
indirect addressing, 3
indirect addressing mode, 116, 126
inherent addressing mode, 115
input/output devices, 36, 99, 108
instruction set, 113
instruction set dimensions, 113
instruction set redundancy, 113
interrupt, 27, 38, 92, 97, 106
interrupt instructions, 124
interrupt request, 106
interrupt vectors, 106
inverse characters, 74
IRQ interrupt mask, 105
IRQ (interrupt request), 39, 92, 97, 107
iteration, 16

joystick, 41, 42, 54
jump table, 77
keyboard, 40
keypress, 40, 42
line draw, 61
lists, 10
machine code, 10, 12, 109
machine code monitor, 23, 74
Magical Number Seven, 1, 14
management, 22
mask, 52, 96
memory, 99
memory-mapped devices, 37
memory-mapped video, 99
memory reference I/O, 101
mental tricks, 1
Miller, G. A., psychologist, 1
mnemonic, 10, 109, 167
modules, 47
modulus arithmetic, 34
moving graphics, 65, 74
MUL, 29
multi-byte addition, 28
multiplication, 29
multiplication by shift and add, 34
MUX, analog multiplexer, 44

named strings, 81, 90
negative flag, 105
NM1 (Non-Maskable Interrupt), 106

object code, 10
object program, 109
octal, 5, 111
ON/OFF, 6, 40
opcode, 115
operand, 109, 115
optimisation, 19, 67, 83
OR (bit logic), 74, 116
ORG (assembler directive), 110
overflow flag, 105

page numbers, 104
pages, 8
parallel I/O, 36
parameter, 25, 93
patching in, 97
PCW SUB SET, 34, 134
per-cent sign, 111
peripheral register, 37
peripherals, 38, 99
PIA, 36, 53, 85
PIA Control lines, 38, 53
PIA functions, 42, 3
PIA initialisation, 37
place value, 4
PLAY (BASIC function), 97
plot point, 58
pointer manipulation instructions, 122
pointers, 103
ports, 99, 101
Positron 900, 101, 131
post-bytes, 121, 127
PRINT A1, 76
print high resolution character, 74
procedure, 22
processor, 99, 113
program address, 103
program control instructions, 125
program counter, 104
program counter offset addressing, 104, 111
program flow, 13, 15
programming, 2

Q clock signal, 44

RAM (Random Access Memory), 26, 99
random number generator, 34
random numbers, 33
read-instruction sequence, 104
ready signal, 39, 107
refresh, 45
register exchange and transfer instructions, 121
register-memory transfer instructions, 120
registers, 100
register set, 102
relative addressing mode, 115
REPEAT IF construct, 17
REPEAT UNTIL construct, 17
reserved area, 26
RESEI, 106
RMB (assembler directive), 27, 60, 110
ROM (Read Only Memory), 26, 49, 99, 134
RTI (Return from Interrupt), 96, 106

SAM registers, 46
SAM (Synchronous Address Multiplexer), 44, 49
screen memory, 99
scrolling, 80
SEED System 19, 101, 131
selection, 16
separator, 98
sequence, 16
serial I/O, 36
signed offset, 28, 115
sign flag, see negative flag
sine wave, 86
sound enable, 44, 53, 90
sound generation, 84
sound select, 44, 53, 84
sound sources, 84
sound strings, 89
source program, 10, 109
square wave, 87, 93
stack, 27, 103
stack operation instructions, 121
stack space, 27, 108
string transfer, 29
structure, 13, 58
structure chart, 14
structured design, 12
structured information, 10
structure, pathological, 16, 18
structure tree, 13, 14
stubs, 23
subroutine call instructions, 58
successive approximation, 55, 56
SWI (Software Interrupt), 106
switch, 53
switch register, 48
synchronisation, 101
system clock, 101
system control devices, 36, 101
system parameters, 26
system variables, 26
telephone numbers, 1
terminator byte, 77, 81, 88
terminator word, 81, 90, 95
test and compare instructions, 118
test data, 22
testing, 22
text strings, 81
“three S’s” of structure, speed and size, 114

TIMER (BASIC function), 27, 92, 97, 108
timing signals, 44, 101
top-down process, 13, 22
transparent action, 45
TRS-80 Color Computer, 130

user-definable characters, 69, 71
user stack pointer, 104

variable data, 26
variable storage, 60, 81
variable voltage, 55, 85
VDG (Video Display Generator), 45, 49, 65, 69

vector, 26, 58, 60
vector addition, 60
video mode, 51
video page, 50
video-RAM, 99
voltage, +5 volts, 6, 40, 85
volume, 86, 88, 92

wait, 95
waves, 86
wave-shape table, 88
weatherhouse effect, 47
window, 26, 58, 65
Windrush Micro Systems, 131
workspace, 27

Z80, 101, 113
zero flag, 105

6502, 113
6809, 3, 28, 36, 44, 101, 113
6820, 6821, 36
6883, 36
At the heart of the Dragon, TRS-80 Color Computer and other computer systems, the 6809 microprocessor performs up to a million operations every second. The speed of interpreted BASIC, however, is measured in mere hundreds of actions per second. Machine code is the only way that you, the programmer, can harness the full power of the machine—for really fast games, accurate timing to thousandths of a second and total control of all functions.

This book introduces you to 6809 machine code, the professional programming methods that will save you time and frustration, and tells you how to take command of the support chips dealing with sound, graphics, keyboard and other input/output functions. Many essential routines are given with explanatory documentation to show the 6809 in action. Perhaps most importantly for Dragon owners, the software is provided to put text on a high resolution screen with a fully redefinable character set.

The Author
David Barrow is well-known to machine code enthusiasts as a prolific contributor to, and later presenter of, the machine code series PCW SUB SET in Personal Computer World. He is the co-author, with Alan Tootill, of Z80 Machine Code For Humans and 6502 Machine Code For Humans.