## 8-BIT MICROPROCESSING UNIT

The MC6809E is a revolutionary high performance 8-bit microprocessor which supports modern programming techniques such as position independence, reentrancy, and modular programming.
This third-generation addition to the M6800 Family has major architectural improvements which include additional registers, instructions, and addressing modes.
The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The MC6809E has the most complete set of addressing modes available on any 8-bit microprocessor today.

The MC6809E has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications. External clock inputs are provided to allow synchronization with peripherals, systems, or other MPUs.

## MC6800 COMPATIBLE

- Hardware - Interfaces with All M6800 Peripherals
- Software - Upward Source Code Compatible Instruction Set and Addressing Modes
ARCHITECTURAL FEATURES
- Two 16-Bit Index Registers
- Two 16-Bit Indexable Stack Pointers
- Two 8-Bit Accumulators can be Concatenated to Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory

HARDWARE FEATURES

- External Clock Inputs, E and Q, Allow Synchronization
- TSC Input Controls Internal Bus Buffers
- LIC Indicates Opcode Fetch
- AVMA Allows Efficient Use of Common Resources in a Multiprocessor System
- BUSY is a Status Line for Multiprocessing
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- Interrupt Acknowledge Output Allows Vectoring By Devices
- Sync Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5-Volt Supply Operation
- $\overline{\text { NMI Inhibited After RESET Until After First Load of Stack Pointer }}$
- Early Address Valid Allows Use With Slower Memories
- Early Write Data for Dynamic Memories

SOFTWARE FEATURES

- 10 Addressing Modes
- M6800 Upward Compatible Addressing Modes
- Direct Addressing Anywhere in Memory Map
- Long Relative Branches
- Program Counter Relative
- True Indirect Addressing
- Expanded Indexed Addressing

0 -, 5-, 8-, or 16-Bit Constant Offsets
8 - or 16-Bit Accumulator Offsets
Auto-Increment/Decrement by 1 or 2

- Improved Stack Manipulation
- 1464 Instruction with Unique Addressing Modes
- $8 \times 8$ Unsigned Multiply
- 16-Bit Arithmetic
- Transfer/Exchange All Registers
- Push/Pull Any Registers or Any Set of Registers
- Load Effective Address

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | V |
| Input Voltage | $\mathrm{V}_{\text {in }}$ | -0.3 to +7.0 | V |
| Operating Temperature Range <br> MC6809E, MC68A09E, MC68B09E <br> MC6809EC, MC68A09EC, MC68B09EC | $\mathrm{T}_{\mathrm{A}}$ | $\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$ <br> 0 to +70 <br> -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

THERMAL CHARACTERISTICS

| Characteristic | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Thermal Resistance |  |  |  |
| Ceramic |  | 50 |  |
| Cerdip | 日JA | 60 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic |  | 100 |  |

## POWER CONSIDERATIONS

The average chip-junction temperature, $T_{J}$, in ${ }^{\circ} \mathrm{C}$ can be obtained from:

$$
T_{J}=T_{A}+\left(P_{D} \bullet \theta J A\right)
$$

Where:

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{A}} \equiv \text { Ambient Temperature, }{ }^{\circ} \mathrm{C} \\
& \theta \mathrm{JA} \equiv \text { Package Thermal Resistance, Junction-to-Ambient, }{ }^{\circ} \mathrm{C} / \mathrm{W} \\
& \mathrm{PD} \equiv \mathrm{PINT}+\text { PPORT } \\
& \text { PINT } \equiv \mathrm{ICC} \times \mathrm{V}_{\mathrm{CC}}, \text { Watts - Chip Internal Power } \\
& \text { PPORT } \equiv \text { Port Power Dissipation, Watts - User Determined }
\end{aligned}
$$

For most applications PPORT $<$ PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and $T_{J}$ (if PPORT is neglected) is:

$$
\begin{equation*}
P_{D}=K \div\left(T J+273^{\circ} \mathrm{C}\right) \tag{2}
\end{equation*}
$$

Solving equations 1 and 2 for $K$ gives:

$$
\begin{equation*}
\mathrm{K}=\mathrm{PD}^{\bullet}\left(\mathrm{T}_{\mathrm{A}}+273^{\circ} \mathrm{C}\right)+\theta \mathrm{JA} \bullet \mathrm{PD}^{2} \tag{3}
\end{equation*}
$$

Where $K$ is a constant pertaining to the particular part. $K$ can be determined from equation 3 by measuring $P_{D}$ (at equilibrium) for a known $T_{A}$. Using this value of $K$ the values of $P_{D}$ and $T_{J}$ can be obtained by solving equations (1) and (2) iteratively for any value of $\mathrm{T}_{\mathrm{A}}$.

DC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{S S}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}\right.$ to $\mathrm{T}_{\mathrm{H}}$ unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage $\begin{array}{r}\text { Logic, Q, } \\ \text { RESET } \\ \text { E }\end{array}$ | $\begin{aligned} & V_{I H} \\ & V_{I H R} \\ & V_{I H C} \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline V_{S S}+2.0 \\ V_{S S}+4.0 \\ V_{C C}-0.75 \\ \hline \end{array}$ | - | $V_{C C}$ $V_{C C}$ $V_{C C}+0.3$ | V |
| Input Low Voltage <br> Logic, $\overline{\text { RESET }}$ | $\begin{gathered} \hline V_{\text {IL }} \\ V_{\text {ILC }} \\ V_{\text {ILQ }} \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathrm{V}_{S S}-0.3 \\ & \mathrm{~V}_{S S}-0.3 \\ & \mathrm{~V}_{S S}-0.3 \end{aligned}$ | - | $\begin{aligned} & \mathrm{V}_{S S}+0.8 \\ & \mathrm{~V}_{\mathrm{SS}}+0.4 \\ & \mathrm{~V}_{\mathrm{SS}}+0.6 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Input Leakage Current Logic, $\mathrm{Q}, \overline{\mathrm{RESET}}$ <br> $\left(\mathrm{V}_{\text {in }}=0\right.$ to $\left.5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\max \right)$ E | 1 in | - - | - | $\begin{aligned} & 2.5 \\ & 100 \end{aligned}$ | $\mu \mathrm{A}$ |
| dc Output High Voltage  <br> (ILoad $\left.=-205 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{min}\right)$ D0-D7 <br> (ILoad $=-145 \mu \mathrm{~A}, V_{C C}=\mathrm{min}$ ) A0-A15, R/W <br> (lLoad $=-100 \mu \mathrm{~A}, V_{C C}=\min$ ) BA, BS, LIC, AVMA, BUSY | $\mathrm{VOH}^{\text {O }}$ | $\begin{aligned} & v_{S S}+2.4 \\ & v_{S S}+2.4 \\ & v_{S S}+2.4 \end{aligned}$ | - | - | V |
| dc Output Low Voltage <br> ( LLoad $=2.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{min}$ ) | VOL | - | - | $V_{S S}+0.5$ | V |
| Internal Power Dissipation (Measured at $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ in Steady State Operation) | PINT | - | - | 1.0 | W |
| Capacitance $\left(\mathrm{V}_{\text {in }}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right) \quad \text { D0-D7, Logic Inputs, } \mathrm{Q}, \overline{\mathrm{RESET}}$ | $\mathrm{C}_{\text {in }}$ | . | $\begin{aligned} & 10 \\ & 30 \end{aligned}$ | $\begin{aligned} & 15 \\ & 50 \end{aligned}$ | pF |
| A0-A15, R/W, BA, BS, LIC, AVMA, BUSY | Cout | - | 10 | 15 | pF |
| Frequency of Operation MC6809E <br> (E and Q Inputs) MC68A09E <br>  MC68B09E | f | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | - | $\begin{aligned} & 1.0 \\ & 1.5 \\ & 2.0 \end{aligned}$ | MHz |
| Hi-Z (Off State) Input Current D0-D7 <br> $\left(\mathrm{V}_{\text {in }}=0.4\right.$ to $2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=$ max $)$ A0-A15, R/ $\overline{\mathrm{W}}$ | ITSI | - | 2.0 | $\begin{gathered} 10 \\ 100 \end{gathered}$ | $\mu \mathrm{A}$ |

[^0]
## MC6809E

BUS TIMING CHARACTERISTICS (See Notes 1, 2, 3, and 4)

| Ident. Number | Characteristics | Symbol | MC6809E |  | MC68A09E |  | MC68B09E |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| 1 | Cycle Time | $\mathrm{t}_{\text {cyc }}$ | 1.0 | 10 | 0.667 | 10 | 0.5 | 10 | $\mu \mathrm{S}$ |
| 2 | Pulse Width, E Low | PWEL | 450 | 9500 | 295 | 9500 | 210 | 9500 | ns |
| 3 | Pulse Width, E High | PW EH | 450 | 9500 | 280 | 9500 | 220 | 9500 | ns |
| 4 | Clock Rise and Fall Time | $\mathrm{tr}_{\mathrm{F}}, \mathrm{tf}^{\text {f }}$ | - | 25 | - | 25 | - | 20 | ns |
| 5 | Pulse Width, Q High | $\mathrm{PW}_{\text {OH }}$ | 450 | 9500 | 280 | 9500 | 220 | 9500 | ns |
| 7 | Delay Time, E to O Rise | teQ1 | 200 | - | 130 | -- | 100 | - | ns |
| 7A | Delay Time, Q High to E Rise | teQ2 | 200 | - | 130 | - | 100 | - | ns |
| 7 B | Delay Time, E High to Q Fall | teq3 | 200 | - | 130 | - | 100 | - | ns |
| 7 C | Delay Time, O High to E Fall | teq4 | 200 | - | 130 | - | 100 | - | ns |
| 9 | Address Hold Time | ${ }^{\text {t }} \mathrm{AH}$ | 20 | - | 20 | - | 20 | - | ns |
| 11 |  | ${ }^{\text {t }}$ AD | - | 200 | - | 140 | - | 110 | ns |
| 17 | Read Data Setup Time | ${ }^{\text {t }}$ DSR | 80. | - | 60 | - | 40 | - | ns |
| 18 | Read Data Hold Time | t DHR | 10 | - | 10 | - | 10 | - | ns |
| 20 | Data Delay Time from Q | tDDO | - | 200 | - | 140 | - | 110 | ns |
| 21 | Write Data Hold Time | tDHW | 30 | - | 30 | - | 30 | - | ns |
| 29 | Usable Access Time | ${ }^{\text {t }}$ ACC | 695 | - | 440 | - | 330 | - | ns |
| 30 | Control Delay Time | ${ }^{\text {t }}$ CD | - | 300 | - | 250 | - | 200 | ns |
|  | Interrupts, $\overline{\text { HALT }}, \overline{\text { RESET, }}$, and TSC Setup Time (Figures 6, 7, 8, 9, 12, and 13) | tPCS | 200 | - | 140 | - | 110 | - | ns |
|  | TSC Drive to Valid Logic Level (Figure 13) | ITSV | - | 210 | - | 150 | - | 120 | ns |
|  | TSC Release MOS Buffers to High Impedance (Figure 13) | tTSR | - | 200 | - | 140 | - | 110 | ns |
|  | TSC Hi-Z Delay Time (Figure 13) | ${ }^{\text {t TSD }}$ | - | 120 | - | 85 | - | 80 | ns |
|  | Processor Control Rise and Fall Time (Figure 7) | ${ }^{\mathrm{t}} \mathrm{PC} \mathrm{F}$. tpCf | - | 100 | - | 100 | - | 100 | ns |

FIGURE 1 - READ/WRITE DATA TO MEMORY OR PERIPHERALS TIMING DIAGRAM


1. Voltage levels shown are $\mathrm{V}_{\mathrm{L}} \leq 0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}} \geq 2.4 \mathrm{~V}$, unless otherwise specified.
2. Measurement points shown are 0.8 V and 2.0 V , unless otherwise specified.
3. Hold time ( (9) ) for BA and BS is not specified.
4. Usable access time is computed by: 1-4-11 max-17.


## PROGRAMMING MODEL

FIGURE 3 - bUS TIMING TEST LOAD

$\mathrm{C}=30 \mathrm{pF}$ for BA, BS, LIC, AVMA, BUSY
130 pF for D0-D7
90 pF for A0-A15, R/W
$R=11.7 \mathrm{k} \Omega$ for DO-D7
$16.5 \mathrm{k} \Omega$ for $\mathrm{A} 0-\mathrm{A} 15, \mathrm{R} / \overline{\mathrm{W}}$
$24 \mathrm{k} \boldsymbol{\Omega}$ for BA, BS, LIC, AVMA, BUSY

As shown in Figure 4, the MC6809E adds three registers to the set available in the MC6800. The added registers include a direct page register, the user stack pointer, and a second index register.

## ACCUMULATORS (A, B, D)

The $A$ and $B$ registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the $A$ and $B$ registers to form a single 16 -bit accumulator. This is referred to as the $D$ register, and is formed with the A register as the most significant byte.

## DIRECT PAGE REGISTER (DP)

The direct page register of the MC6809E serves to enhance the direct addressing mode. The content of this register appears at the higher address outputs (A8-A15) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure M6800 compatibility, all bits of this register are cleared during processor reset.

FIGURE 4 - PROGRAMMING MODEL OF THE MICROPROCESSING UNIT


## INDEX REGISTERS (X, Y)

The index registers are used in indexed mode of addressing. The 16 -bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented and decremented to point to the next item of tabular type data. All four pointer registers ( $X, Y, U, S$ ) may be used as index registers.

## STACK POINTER (U, S)

The hardware stack pointer ( S ) is used automatically by the processor during subroutine calls and interrupts. The user stack pointer ( $U$ ) is controlled exclusively by the programmer. This allows arguments to be passed to and from subroutines with ease. The $U$ register is frequently used as a stack marker. Both stack pointers have the same indexed mode addressing capabilities as the $X$ and $Y$ registers, but also support Push and Pull instructions. This allows the MC6809E to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

## NOTE

The stack pointers of the MC6809E point to the top of the stack in contrast to the MC6800 stack pointer, which pointed to the next free location on stack.

## PROGRAM COUNTER

The program counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative addressing is provided allowing the program counter to be used like an index register in some situations.

## CONDITION CODE REGISTER

The condition code register defines the state of the processor at any given time. See Figure 4.

FIGURE 5 - CONDITION CODE REGISTER FORMAT


## CONDITION CODE REGISTER DESCRIPTION

## BIT 0 (C)

Bit $O$ is the carry flag and is usually the carry from the binary ALU. C is also used to represent a "borrow" from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

## BIT 1 (V)

Bit 1 is the overflow flag and is set to a one by an operation which causes a signed twos complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

## BIT 2 (Z)

Bit 2 is the zero flag and is set to a one if the result of the previous operation was identically zero.

## MC6809E

## BIT 3 (N)

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative twos complement result will leave N set to a one.

## BIT 4 (I)

Bit 4 is the $\overline{\mathrm{RQ}}$ mask bit. The processor will not recognize interrupts from the $\overline{\mathrm{RQQ}}$ line if this bit is set to a one. $\overline{\mathrm{NMI}}$, $\overline{F I R Q}, \overline{I R Q}, \overline{R E S E T}$, and SWI all set I to a one. SWI2 and SWI3 do not affect 1 .

## BIT 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

## BIT 6 (F)

Bit 6 is the $\overline{\text { FIRQ }}$ mask bit. The processor will not recognize interrupts from the $\overline{\text { FIRQ }}$ line if this bit is a one. $\overline{\text { NMI, }} \overline{\mathrm{FIRQ}}, \mathrm{SWI}$, and $\overline{\text { RESET }}$ all set F to a one. $\overline{\mathrm{RQ}}$, SWI2, and SWI3 do not affect $F$.

## BIT 7 (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current $E$ left in the condition code register represents past action.

## PIN DESCRIPTIONS

## POWER (VSS, $\mathrm{V}_{\mathrm{CC}}$ )

Two pins are used to supply power to the part: $\mathrm{V}_{\mathrm{SS}}$ is ground or 0 volts, while $V_{C C}$ is $+5.0 \mathrm{~V} \pm 5 \%$.

## ADDRESS BUS (A0-A15)

Sixteen pins are used to output address information from the MPU onto the address bus. When the processor does not require the bus for a data transfer, it will output address FFFF $16, \mathrm{R} / \overline{\mathrm{W}}=1$, and $\mathrm{BS}=0$; this is a "dummy access" or VMA cycle. All address bus drivers are made highimpedance when output bus available ( BA ) is high or when TSC is asserted. Each pin will drive one Schottky TTL load or four LSTTL loads and 90 pF .

## DATÁ BUS (D0-D7)

These eight pins provide communication with the system bidirectional data bus. Each pin will drive one Schottky TTL load or four LSTTL loads and 130 pF .

## READ/WRITE (R/W)

This signal indicates the direction of data transfer on the data bus. A low indicates that the MPU is writing data onto the data bus. $R / \bar{W}$ is made high impedance when $B A$ is high or when TSC is asserted.

## RESET

A low level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 6. The
reset vectors are fetched from locations FFFE 16 and FFFF $_{16}$ (Table 1) when interrupt acknowledge is true, $(\overline{B A} \bullet B S=1)$. During initial power on, the reset line should be held low until the clock input signals are fully operational.
Because the MC6809E $\overline{\text { RESET }}$ pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage ensures that all peripherals are out of the reset state before the processor.

## HALT

A low level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven high indicating the buses are high impedance. BS is also high which indicates the processor is in the halt state. While halted, the MPU will not respond to external real-time requests ( $\overline{\mathrm{FIRQ}}, \overline{\mathrm{IRQ}}$ ) although $\overline{\mathrm{NMI}}$ or $\overline{\mathrm{RESET}}$ will be latched for later response. During the halt state, Q and E should continue to run normally. A halted state $(B A \cdot B S=1)$ can be achieved by pulling $\overline{\mathrm{HALT}}$ low while $\overline{\operatorname{RESET}}$ is still low. See Figure 7.

## BUS AVAILABLE, BUS STATUS (BA, BS)

The bus available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. When BA goes low, a dead cycle will elapse before the MPU acquires the bus. BA will not be asserted when TSC is active, thus allowing dead cycle consistency.
The bus status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q ).

| MPU State |  | MPU State Definition |
| :---: | :---: | :--- |
| BA | BS |  |
| 0 | 0 | Normal (Running) |
| 0 | 1 | Interrupt or Reset Acknowledge |
| 1 | 0 | Sync Acknowledge |
| 1 | 1 | Halt Acknowledge |

Interrupt Acknowledge is indicated during both cycles of a hardware vector fetch ( $\overline{\mathrm{RESET}}, \overline{\mathrm{NMI}}, \overline{\mathrm{FIRQ}}, \overline{\mathrm{IRQ}}, \mathrm{SWI}$, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

TABLE 1 - MEMORY MAP FOR INTERRUPT VECTORS

| Memory Map For <br> Vector <br> Locations |  | Interrupt Vector <br> Description |
| :---: | :---: | :---: |
| MS | LS |  |
| FFFE | FFFF | $\overline{\mathrm{NMI}}$ |
| FFFC | FFFD | SWI |
| FFFA | FFFB | $\overline{\text { IRO }}$ |
| FFF6 | FFF9 | $\overline{\text { FIRO }}$ |
| FFF4 | FFF7 | SWI2 |
| FFF2 | FFF5 | SWI3 |
| FFF0 | FFF3 | Reserved |

FIGURE 6 - $\overline{\text { RESET TIMING }}$


NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.


NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line.

Halt Acknowledge is indicated when the MC6809E is in a halt condition.

## NON MASKABLE INTERRUPT (NMI)*

A negative transition on this input requests that a nonmaskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program and also has a higher priority than FIRQ, IRQ, or software interrupts. During recognition of an $\overline{\mathrm{NMI}}$, the entire machine state is saved on the hardware stack. After reset, an $\overline{\mathrm{NMI}}$ will not be recognized until the first program load of the hardware stack pointer (S). The pulse width of NMI low must be at least one E cycle. If the $\overline{N M I}$ input does not meet the minimum set up with respect to Q , the interrupt will not be recognized until the next cycle. See Figure 8.

## FAST-INTERRUPT REQUEST ( $\overline{\text { FIRQ }}$ ) ${ }^{*}$

A low level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard interrupt request ( $\overline{\mathrm{RQ}}$ ) and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.

## INTERRUPT REQUEST ( $\overline{\mathrm{IRQ}}$ )*

A low level input on this pin will initiate an interrupt request sequence provided the mask bit (I) in the CC is clear. Since $\overline{\mathrm{RQ}}$ stacks the entire machine state, it provides a slower response to interrupts than $\overline{\mathrm{FIRQ}} \overline{\mathrm{IRQ}}$ also has a lower priority than $\overline{\mathrm{FIRQ}}$. Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 8.

## CLOCK INPUTS E, Q

$E$ and $Q$ are the clock signals required by the MC6809E. Q must lead E ; that is, a transition on Q must be followed by a similar transition on E after a minimum delay. Addresses will be valid from the MPU, $t_{A D}$ after the falling edge of $E$, and data will be latched from the bus by the falling edge of $E$. While the Q input is fully TTL compatible, the E input directly drives internal MOS circuitry and, thus, requires a high level above normal TTL levels. This approach minimizes clock skew inherent with an internal buffer. Refer to BUS TIMING CHARACTERISTICS for E and Q and to Figure 10 which shows a simple clock generator for the MC6809E.

## BUSY

BUSY will be high for the read and modify cycles of a read-modify-write instruction and during the access of the first byte of a double-byte operation (e.g., LDX, STD, ADDD). BUSY is also high during the first byte of any indirect or other vector fetch (e.g., jump extended, SWI indirect, etc.).

In a multiprocessor system, BUSY indicates the need to
defer the rearbitration of the next bus cycle to insure the integrity of the above operations. This difference provides the indivisible memory access required for a "test-and-set" primitive, using any one of several read-modify-write instructions.

BUSY does not become active during PSH or PUL operations. A typical read-modify-write instruction (ASL) is shown in Figure 11. Timing information is given in Figure 12. BUSY is valid $\mathrm{t}_{\mathrm{C}}$ after the rising edge of Q .

## AVMA

AVMA is the advanced VMA signal and indicates that the MPU will use the bus in the following bus cycle. The predictive nature of the AVMA signal allows efficient shared-bus multiprocessor systems. AVMA is low when the MPU is in either a $\overline{\text { HALT }}$ or SYNC state. AVMA is valid $\mathrm{t}_{\mathrm{CD}}$ after the rising edge of $Q$.

## LIC

LIC (last instruction cycle) is high during the last cycle of every instruction, and its transition from high to low will indicate that the first byte of an opcode will be latched at the end of the present bus cycle. LIC will be high when the MPU is halted at the end of an instruction (i.e., not in CWAI or $\overline{\mathrm{RESET}}$ ), in sync state, or while stacking during interrupts. LIC is valid ${ }^{t} C D$ after the rising edge of $Q$.

TSC
TSC (three-state control) will cause MOS address, data, and $R / \bar{W}$ buffers to assume a high-impedance state. The control signals (BA, BS, BUSY, AVMA, and LIC) will not go to the high-impedance state. TSC is intended to allow a single bus to be shared with other bus masters (processors or DMA controllers).

While $E$ is low, TSC controls the address buffers and $R / \bar{W}$ directly. The data bus buffers during a write operation are in a high-impedance state until Q rises at which time, if TSC is true, they will remain in a high-impedance state. If TSC is held beyond the rising edge of $E$, then it will be internally latched, keeping the bus drivers in a high-impedance state for the remainder of the bus cycle. See Figure 13.

## MPU OPERATION

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins after $\overline{\text { RESET }}$ and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI, and SYNC. An interrupt or HALT input can also alter the normal execution of instructions. Figure 14 is the flowchart for the MC6809E.

[^1]
*E clock shown for reference only.
NOTE: Timing measurements are refereticed to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.


* E clock shown for reference only.

NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

FIGURE 10 - CLOCK GENERATOR


NOTE: If optional circuit is not included the CLR and PRE inputs of U2 and U3 must be tied high.

FIGURE 11 - READ-MODIFY-WRITE INSTRUCTION EXAMPLE (ASL EXTENDED INDIRECT)



FIGURE 13 - TSC TIMING


NOTES:

1. Data will be asserted by the MPU only during the interval while $R / \bar{W}$ is low and ( $E$ or $Q$ ) is high. A composite bus cycle is shown to give most cases of timing.
2. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted

## ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The MC6809E has the most complete set of addressing modes available on any microcomputer today. For example, the MC6809E has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the MC6809E:

Inherent (Includes Accumulator)
Immediate
Extended
Extended Indirect
Direct
Register
Indexed
Zero-Offset
Constant Offset
Accumulator Offset
Auto Increment/Decrement
Indexed Indirect
Relative
Short/Long Relative Branching
Program Counter Relative Addressing

## INHERENT (INCLUDES ACCUMULATOR)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of inherent addressing are: ABX, DAA, SWI, ASRA, and CLRB.

## IMMEDIATE ADDRESSING

In immediate addressing, the effective address of the data is the location immediately following the opcode \{i.e., the data to be used in the instruction immediately following the opcode of the instruction). The MC6809E uses both 8 - and 16 -bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with immediate addressing are:

| LDA | $\# \$ 20$ |
| :--- | :--- |
| LDX | $\# \$ F 000$ |
| LDY | $\# C A T$ |

## NOTE

\# signifies immediate addressing; \$ signifies hexadecimal value to the MC6809 assembler.

## EXTENDED ADDRESSING

In extended addressing, the contents of the two bytes immediately following the opcode fully specify the 16 -bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of extended addressing include:

| LDA | CAT |
| :--- | :--- |
| STX | MOUSE |
| LDD | $\$ 2000$ |

LDA CAT

LDD \$2000

## EXTENDED INDIRECT

As a special case of indexed addressing (discussed below), one level of indirection may be added to extended addressing. In extended indirect, the two bytes following the postbyte of an indexed instruction contain the address of the data.

| LDA | [CAT] |
| :--- | :--- |
| LDX | [\$FFFE] |
| STU | $[D O G]$ |

## DIRECT ADDRESSING

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower eight bits of the address to be used. The upper eight bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to $\$ 00$ on reset, direct addressing on the MC6809E is upward compatible with direct addressing on the M6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

| LDA | where $D P=\$ 00$ |
| :--- | :--- |
| LDB | where $D P=\$ 10$ |
| LDD | $<C A T$ |

## NOTE

$<$ is an assembler directive which forces direct addressing.

## REGISTER ADDRESSING

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

| TFR | $X, Y$ | Transfers $X$ into $Y$ |
| :--- | :--- | :--- |
| EXG | $A, B$ | Exchanges $A$ with $B$ |
| PSHS | $A, B, X, Y$Push $Y, X, B$ and $A$ onto $S$ <br> stack |  |
| PULU | $X, Y, D$ | Pull $D, X$, and $Y$ from $U$ <br> stack |

## INDEXED ADDRESSING

In all indexed addressing, one of the pointer registers ( $X$, $Y, U, S$, and sometimes $P C)$ is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode, as well as the pointer register to be used. Figure 15 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

FIGURE 14 - FLOWCHART FOR MC6B09E INSTRUCTIONS


FIGURE 15 - INDEXED ADDRESSING POSTBYTE REGISTER BIT ASSIGNMENTS


ZERO-OFFSET INDEXED - In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.
Examples are:
LDD $\mathrm{O}, \mathrm{X}$
LDA S

CONSTANT OFFSET INDEXED - In this mode, twos complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.
Three sizes of offset are available:

$$
\begin{aligned}
& 5 \text {-bit }(-16 \text { to }+15) \\
& 8 \text {-bit }(-128 \text { to }+127) \\
& 16 \text {-bit }(-32768 \text { to }+32767)
\end{aligned}
$$

The twos complement 5 -bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The twos complement 8-bit offset is contained in a single byte following the postbyte. The twos complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:
LDA 23,X

LDX $-2, S$
LDY 300, X
LDU CAT,Y

TABLE 2 - INDEXED ADDRESSING MODE

| Type | Forms | Non Indirect |  |  |  | Indirect |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Assembler Form | Postbyte Opcode | $\pm$ | $\begin{aligned} & ++ \\ & \# \\ & \hline \end{aligned}$ | Assembler Form | Postbyte Opcode | $\pm$ | $+$ |
| Constant Offset From R (2s Complement Offsets) | No Offset | R | 1RR00100 | 0 | 0 | [, R] | 1RR10100 | 3 | 0 |
|  | 5-Bit Offset | n, R | ORR $n$ nnnn | 1 | 0 | defaults to 8-bit |  |  |  |
|  | 8-Bit Offset | $n, R$ | 1RR01000 | 1 | 1 | [ $\mathrm{n}, \mathrm{R}$ ] | 1RR11000 | 4 | 1 |
|  | 16-Bit Offset | n, R | 1RR01001 | 4 | 2 | [ $\mathrm{n}, \mathrm{R}$ ] | 1RR11001 | 7 | 2 |
| Accumulator Offset From R (2s Complement Offsets) | A Register Offset | A, R | 1RR00110 | 1 | 0 | [ $A, R]$ | 1RR10110 | 4 | 0 |
|  | B Register Offset | B, R | 1RR00101 | 1 | 0 | [B, R] | 1RR10101 | 4 | 0 |
|  | D Register Offset | D, R | 1RR01011 | 4 | 0 | [D, R] | 1RR11011 | 7 | 0 |
| Auto Increment/Decrement R | Increment By 1 | , R+ | 1RR00000 | 2 | 0 | not allowed |  |  |  |
|  | Increment By 2 | , $\mathrm{R}+\mathrm{+}$ | 1RR00001 | 3 | 0 | [,R++] | 1RR10001 | 6 | 0 |
|  | Decrement By 1 | , -R | 1RR00010 | 2 | 0 | not allowed |  |  |  |
|  | Decrement By 2 | , - - R | 1RR00011 | 3 | 0 | [, - - R] | 1RR10011 | 6 | 0 |
| Constant Offset From PC (2s Complement Offsets) | 8-Bit Offset | n, PCR | $1 \times \times 01100$ | 1 | 1 | [ $\mathrm{n}, \mathrm{PCR}$ ] | $1 \times \times 11100$ | 4 | 1 |
|  | 16-Bit Offset | n, PCR | $1 \times \times 01101$ | 5 | 2 | [ $\mathrm{n}, \mathrm{PCR}$ ] | $1 \times \times 11101$ | 8 | 2 |
| Extended Indirect | 16-Bit Address | - | - | - | - | [ l ] | 10011111 | 5 | 2 |
| $\mathrm{R}=\mathrm{X}, \mathrm{Y}, \mathrm{U}$ or S $R R:$ <br> $\mathrm{X}=$ Don't Care $00=X$ <br>  $01=Y$ <br>  $10=U$ <br>  $11=S$ |  |  |  |  |  |  |  |  |  |

[^2]ACCUMULATOR-OFFSET INDEXED - This mode is similar to constant offset indexed except that the twos complement value in one of the accumulators (A, B, or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

$$
\begin{array}{ll}
\text { LDA } & B, Y \\
\text { LDX } & \mathrm{D}, \mathrm{Y} \\
\text { LEAX } & \mathrm{B}, \mathrm{X}
\end{array}
$$

AUTO INCREMENT/DECREMENT INDEXED - In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used, it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or creating software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment, but the tables, etc., are scanned from the high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8- or 16-bit data to be accessed and is selectable by the programmer. The pre-decrement, post-increment nature of these modes allows them to be used to create additional software stacks that behave identically to the $U$ and $S$ stacks.

Some examples of the auto increment/decrement addressing modes are:

| LDA | ,$X+$ |
| :--- | :--- |
| STD | ,$Y++$ |
| LDB | ,$-Y$ |
| LDX | $-\quad-S$ |

LDX , - - S
Care should be taken in performing operations on 16-bit pointer registers ( $X, Y, U, S$ ) where the same register is used to calculate the effective address.

Consider the following instruction:

$$
\text { STX } 0, X++(X \text { initialized to } 0)
$$

The desired result is to store a zero in locations $\$ 0000$ and $\$ 0001$, then increment $X$ to point to $\$ 0002$. In reality, the following occurs:
$0 \rightarrow$ temp calculate the EA; temp is a holding register
$X+2 \rightarrow X \quad$ perform auto increment
$X \rightarrow$ (temp) do store operation

## INDEXED INDIRECT

All of the indexing modes, with the exception of auto increment/decrement by one or a $\pm 5$-bit offset, may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the index register and an offset.

[^3]$\$ 0100$ LDA $[\$ 10, X] \quad$ EA is now \$F010

| \$F010 |
| :--- |
| $\$ F 011$ |
| $\$ 50$ |
| $\$ F 150 \quad$ \$AA |
| \$f150 is now the |
| After Execution |
| $A=\$ A A ~(a c t u a l ~ d a t a ~ l o a d e d) ~$ |
| $X=\$ F 000$ |

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

| LDA | $[, \mathrm{X}]$ |
| :--- | :--- |
| LDD | $[10, \mathrm{~S}]$ |
| LDA | $[\mathrm{B}, \mathrm{Y}]$ |
| LDD | $[, \mathrm{X}++]$ |

## RELATIVE ADDRESSING

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true, then the calculated address ( $\mathrm{PC}+$ signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (one byte offset) and long (two bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address interpreted modulo $2^{16}$. Some examples of relative addressing are:

|  | BEQ | CAT | (short) |
| :--- | :--- | :--- | :--- |
|  | BGT | DOG | (short) |
| CAT | LBEQ | RAT | (long) |
| DOG | LBGT | RABBIT | (long) |
|  | $\bullet$ |  |  |
|  | $\bullet$ |  |  |
|  | $\bullet$ |  |  |
| RAT | NOP |  |  |
| RABBIT | NOP |  |  |

## PROGRAM COUNTER RELATIVE

The PC can be used as the pointer register with 8 - or 16 -bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program counter relative addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the program counter. Examples are:

```
LDA CAT, PCR
LEAX TABLE,PCR
```

Since program counter relative is a type of indexing, an additional level of indirection is available.
LDA [CAT, PCR]
LDU [DOG, PCR]

## INSTRUCTION SET

The instruction set of the MC6809E is similar to that of the MC6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59 , but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the new instructions are described in detail below.

## PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register or set of registers with a single instruction.

## PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual push/pull sequence is fixed; each bit defines a unique register to push or pull, as shown below.

## Push/Pull Postbyte


Stacking Order
Pull Order
CC
A
B
DP
$\times \mathrm{Hi}$
X Lo
Y Hi
Y Lo
U/S Hi
U/S Lo
PC Hi
PC Lo
$\uparrow$
Push Order
Increasing
Memory
$\downarrow$

## TFR/EXG

Within the MC6809E, any register may be transferred to or exchanged with another of like size; i.e., 8 -bit to 8 -bit or 16 -bit to 16 -bit. Bits $4-7$ of postbyte define the source register, while bits $0-3$ represent the destination register. These are denoted as follows:

| Transfer/Exchange Postbyte |  |
| :---: | :---: |
| Source | Destination |
| Register Field |  |
| $0000=D(A: B)$ | $1000=A$ |
| $0001=X$ | $1001=B$ |
| $0010=Y$ | $1010=C C R$ |
| $0011=U$ | $1011=$ DPR |
| $0100=S$ |  |
| $0101=P C$ |  |

All other combinations are undefined and INVALID.

## LEAX/LEAY/LEAU/LEAS

The LEA (load effective address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3.

The LEA instruction also allows the user to access data and tables in a position independent manner. For example:

| LEAX | MSG1, PCR |
| :--- | :--- |
| LBSR | PDATA (Print message routine) |
| - |  |
| - |  |
| FCC | 'MESSAGE' |

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the $X$ pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the auto increment and auto decrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:
LEAa,$b+\quad$ (any of the 16-bit pointer registers $X, Y$,
$U$, or $S$ may be substituted for $a$ and $b$.)

1. $b \rightarrow$ temp
(calculate the EA)
2. $b+1 \rightarrow b$
(modify b, postincrement)
3. temp $\rightarrow a$
(load a)
LEAa , - b
4. $b-1 \rightarrow$ temp
(calculate EA with predecrement)
5. $b-1 \rightarrow b$
(modify b, predecrement)
6. temp $\rightarrow a$ (load $a$ )

TABLE 3 - LEA EXAMPLES

| Instruction | Operation | Comment |
| :---: | :---: | :---: |
| LEAX 10, X | $x+10 \rightarrow x$ | Adds 5-Bit Constant 10 to X |
| LEAX 500, $X$ | $X+500 \rightarrow X$ | Adds 16-Bit Constant 500 to $X$ |
| LEAY A, Y | $Y+A \rightarrow Y$ | Adds 8-Bit A Accumulator to $Y$ |
| LEAY D, Y | $Y+D \rightarrow Y$ | Adds 16-Bit D Accumulator to $Y$ |
| LEAU - 10, U | $\mathrm{U}-10 \rightarrow \mathrm{U}$ | Substracts 10 from $U$ |
| LEAS - 10, S | $S-10 \rightarrow S$ | Used to Reserve Area on Stack |
| LEAS 10, S | $S+10 \rightarrow S$ | Used to 'Clean Up' Stack |
| LEAX 5, S | $S+5 \rightarrow X$ | Transfers As Well As Adds |

## MC6809E

Auto increment-by-two and auto decrement-by-two instructions work similarly. Note that LEAX,$X+$ does not change $X$; however LEAX, $-X$ does decrement X.LEAX $1, X$ should be used to increment $X$ by one.

## MUL

Multiplies the unsigned binary numbers in the $A$ and $B$ accumulator and places the unsigned result into the 16 -bit $D$ accumulator. This unsigned multiply also allows multipleprecision multiplications.

## LONG AND SHORT RELATIVE BRANCHES

The MC6809E has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8 - or 16 -bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64 K memory map. Position independent code can be easily generated through the use of relative branching. Both short ( 8 bit ) and long ( 16 bit ) branches are available.

## SYNC

After encountering a sync instruction, the MPU enters a sync state, stops processing instructions, and waits for an interrupt. If the pending interrupt is non-maskable ( $\overline{\mathrm{NMII})}$ or maskable ( $\overline{\mathrm{FIRQ}}, \overline{\mathrm{RQQ}}$ ) with its mask bit (F or I) clear, the processor will clear the sync state and perform the normal interrupt stacking and service routine. Since $\overline{\mathrm{FIRQ}}$ and $\overline{\mathrm{IRQ}}$ are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable ( $\overline{\mathrm{FIRQ}}, \overline{\mathrm{IRQ}}$ ) with its mask bit (F or I) set, the processor will clear the sync state and continue processing by executing the next in-line instruction. Figure 16 depicts sync timing.

## SOFTWARE INTERRUPTS

A software interrupt is an instruction which will cause an interrupt and its associated vector fetch. These software interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this MC6809E and are prioritized in the following order: SWI, SWI2, SWI3.

## 16-BIT OPERATION

The MC6809E has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes, and pulls.

## CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart (Figure 16) illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the MC6809E. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flowchart. $\overline{\mathrm{VMA}}$ is an indication of FFFF16 on the address bus, $R / \bar{W}=1$ and $B S=0$. The following examples illustrate the use of the chart.

Example 1: LBSR (Branch Taken)
Before Execution SP=F000

|  | $\bullet$ | $\bullet$ |  |
| :--- | :--- | :--- | :--- |
| $\$ 8000$ | $\bullet$ | $\bullet$ |  |
|  |  | $\bullet$ |  |
|  |  | $\bullet$ |  |
| $\$ A 000$ | CAT | $\bullet$ |  |

CYCLE-BY-CYCLE FLOW

| Cycle \# | Address | Data | R/ $\overline{\mathrm{W}}$ | Description |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 8000 | 17 | 1 | Opcode Fetch |
| 2 | 8001 | 20 | 1 | Offset High Byte |
| 3 | 8002 | 00 | 1 | Offset Low Byte |
| 4 | FFFF | $*$ | 1 | $\overline{\text { VMA }}$ Cycle |
| 5 | FFFF | $*$ | 1 | $\overline{\text { VMA Cycle }}$ |
| 6 | A000 | $*$ | 1 | Computed Branch Address |
| 7 | FFFF | $*$ | 1 | VMA Cycle |
| 8 | EFFF | 80 | 0 | Stack High Order Byte of <br> Return Address |
| 9 | EFFE | 03 | 0 | Stack Low Order Byte of <br> Return Address |

Example 2: DEC (Extended)

| $\$ 8000$ | DEC | $\$$ A000 |
| :--- | :--- | :--- |
| $\$ A 000$ | FCB | $\$ 80$ |

CYCLE-BY-CYCLE FLOW

| Cycle \# | Address | Data | R/W | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 8000 | 7A | 1 | Opcode Fetch |
| 2 | 8001 | A0 | 1 | Operand Address, High Byte |
| 3 | 8002 | 00 | 1 | Operand Address, Low Byte |
| 4 | FFFF | * | 1 | VMA Cycle |
| 5 | A000 | 80 | 1 | Read the Data |
| 6 | FFFF | * | 1 | VMA Cycle |
| 7 | FFFF | 7F | 0 | Store the Decremented Data |

* The data bus has the data at that particular address.


## INSTRUCTION SET TABLES

The instructions of the MC6809E have been broken down into five different categories. They are as follows:

8 -bit operation (Table 4)
16-bit operation (Table 5)
Index register/stack pointer instructions (Table 6)
Relative branches (long or short) (Table 7)
Miscellaneous instructions (Table 8)
Hexadecimal values for the instructions are given in Table 9.

## PROGRAMMING AID

Figure 18 contains a compilation of data that will assist you in programming the MC6809E.


NOTES: 1. If the associated mask bit is set when the interrupt is requested, LIC will go low and this cycle will be an instruction fetch from address location PC+1. However, if the interrupt is accepted (NMI or an unmasked FIRQ or IRQ) LIC will remain high and interrupt processing will start with this cycle as m on Figures 8 and 9 (interrupt Timing)
2. If mask bits are clear, IRQ and FIRQ must be held low for three cycles to guarantee that interrupt will be taken, although only one cycle is necessary to bring the processor out of SYNC.
3. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

## MC6809E

FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 1 of 5)


FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 2 of 5)


FIGURE 17 - CYCLE-BY-CYLE PERFORMANCE (Sheet 3 of 5)


FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 4 of 5)


FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 5 of 5)


TABLE 4 - 8-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

| Mnemonic(s) | Operation |
| :--- | :--- |
| ADCA, ADCB | Add memory to accumulator with carry |
| ADDA, ADDB | Add memory to accumulator |
| ANDA, ANDB | And memory with accumulator |
| ASL, ASLA, ASLB | Arithmetic shift of accumulator or memory left |
| ASR, ASRA, ASRB | Arithmetic shift of accumulator or memory right |
| BITA, BITB | Bit test memory with accumulator |
| CLR, CLRA, CLRB | Clear accumulator or memory location |
| CMPA, CMPB | Compare memory from accumulator |
| COM, COMA, COMB | Complement accumulator or memory location |
| DAA | Decimal adjust A accumulator |
| DEC, DECA, DECB | Decrement accumulator or memory location |
| EORA, EORB | Exclusive or memory with accumulator |
| EXG R1, R2 | Exchange R1 with R2 (R1, R2 $=$ A, B, CC, DP) |
| INC, INCA, INCB | Increment accumulator or memory location |
| LDA, LDB | Load accumulator from memory |
| LSL, LSLA, LSLB | Logical shift left accumulator or memory location |
| LSR, LSRA, LSRB | Logical shift right accumulator or memory location |
| MUL | Unsigned multiply (A $\times$ B $\rightarrow$ D) |
| NEG, NEGA, NEGB | Negate accumulator or memory |
| ORA, ORB | Or memory with accumulator |
| ROL, ROLA, ROLB | Rotate accumulator or memory left |
| ROR, RORA, RORB | Rotate accumulator or memory right |
| SBCA, SBCB | Subtract memory from accumulator with borrow |
| STA, STB | Store accumulator to memory |
| SUBA, SUBB | Subtract memory from accumulator |
| TST, TSTA, TSTB | Test accumulator or memory location |
| TFR R1, R2 | Transfer R1 to R2 (R1, R2 $=$ A, B, CC, DP) |
| NOTE A B, CC a 2 |  |

NOTE: A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

TABLE 5 - 16-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

| Mnemonic(s) | Operation |
| :--- | :--- |
| ADDD | Add memory to $D$ accumulator |
| CMPD | Compare memory from $D$ accumulator |
| EXG D, R | Exchange $D$ with $X, Y, S, U$ or PC |
| LDD | Load D accumulator from memory |
| SEX | Sign Extend B accumulator into $A$ accumulator |
| STD | Store D accumulator to memory |
| SUBD | Subtract memory from $D$ accumulator |
| TFR D, R | Transfer $D$ to $X, Y, S, U$ or PC |
| TFR R, D | Transfer $X, Y, S, U$ or PC to $D$ |

NOTE: D may be pushed (pulled) to either stack with PSHS., PSHU (PULS, PULU) instructions.

TABLE 6 - INDEX REGISTER/STACK POINTER INSTRUCTIONS

| Instruction | Description |
| :--- | :--- |
| CMPS, CMPU | Compare memory from stack pointer |
| CMPX, CMPY | Compare memory from index register |
| EXG R1, R2 | Exchange $D, X, Y, S, U$ or PC with $D, X, Y, S, U$ or PC |
| LEAS, LEAU | Load effective address into stack pointer |
| LEAX, LEAY | Load effective address into index register |
| LDS, LDU | Load stack pointer from memory |
| LDX, LDY | Load index register from memory |
| PSHS | Push A, B, CC, DP, D, $X, Y, U$, or PC onto hardware stack |
| PSHU | Push A, B, CC, DP, D, X, Y, S, or PC onto user stack |
| PULS | Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack |
| PULU | Pull A, B, CC, DP, D, X, Y, S or PC from hardware stack |
| STS, STU | Store stack pointer to memory |
| STX, STY | Store index register to memory |
| TFR R1, R2 | Transfer D, X, Y, S, U or PC to $D, X, Y, S, U$ or PC |
| ABX | Add B accumulator to $X$ lunsigned) |

TABLE 7 - BRANCH INSTRUCTIONS

| Instruction | SIMPLE BRANCHES |  |
| :--- | :--- | :---: |
|  |  |  |
| BEQ, LBEQ | Branch if equal |  |
| BNE, LBNE | Branch if not equal |  |
| BMI, LBMI | Branch if minus |  |
| BPL, LBPL | Branch if plus |  |
| BCS, LBCS | Branch if carry set |  |
| BCC, LBCC | Branch if carry clear |  |
| BVS, LBVS | Branch if overflow set |  |
| BVC, LBVC | Branch if overflow clear |  |
|  | SIGNED BRANCHES |  |
| BGT, LBGT | Branch if greater (signed) |  |
| BVS, LBVS | Branch if invalid 2's complement result |  |
| BGE, LBGE | Branch if greater than or equal (signed) |  |
| BEQ, LBEQ | Branch if equal |  |
| BNE, LBNE | Branch if not equal |  |
| BLE, LBLE | Branch if less than or equal (signed) |  |
| BVC, LBVC | Branch if valid 2's complement result |  |
| BLT, LBLT | Branch if less than (signed) |  |
| UNSIGNED BRANCHES |  |  |
| BHI, LBHI | Branch if higher (unsigned) |  |
| BCC, LBCC | Branch if higher or same (unsigned) |  |
| BHS, LBHS | Branch if higher or same (unsigned) |  |
| BEQ, LBEQ | Branch if equal |  |
| BNE, LBNE | Branch if not equal |  |
| BLS, LBLS | Branch if lower or same (unsigned) |  |
| BCS, LBCS | Branch if lower (unsigned) |  |
| BLO, LBLO | Branch if lower (unsigned) |  |
|  | Branch to subroutine |  |
| BSR, LBSR | Branch always |  |
| BRA, LBRA | BRN, LBRN |  |

TABLE 8 - MISCELLANEOUS INSTRUCTIONS

| Instruction | Description |
| :--- | :--- |
| ANDCC | AND condition code register |
| CWAI | AND condition code register, then wait for interrupt |
| NOP | No operation |
| ORCC | OR condition code register |
| JMP | Jump |
| JSR | Jump to subroutine |
| RTI | Return from interrupt |
| RTS | Return from subroutine |
| SWI, SWI2, SWI3 | Software interrupt (absolute indirect) |
| SYNC | Synchronize with interrupt line |


| OP | Mnem | Mode | $\sim$ | \# | OP | Mnem | Mode | $\sim$ | \# | OP | Mnem | Mode | $\sim$ | \# |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | NEG | Direct | 6 | 2 | 30 | LEAX | Indexed | 4+ | $2+$ | 60 | NEG | Indexed | $6+$ | $2+$ |
| 01 | * | A |  |  | 31 | LEAY |  | $4+$ | $2+$ | 61 |  | $\uparrow$ |  |  |
| 02 | * |  |  |  | 32 | LEAS | $\downarrow$ | $4+$ | $2+$ | 62 | * |  |  |  |
| 03 | COM |  | 6 | 2 | 33 | LEAU | Indexed | $4+$ | $2+$ | 63 | COM |  | 6+ | $2+$ |
| 04 | LSR |  | 6 | 2 | 34 | PSHS | 1 mmed | $5+$ | 2 | 64 | LSR |  | $6+$ | $2+$ |
| 05 | * |  |  |  | 35 | PULS | 1 mmed | $5+$ | 2 | 65 | * |  |  |  |
| 06 | ROR |  | 6 | 2 | 36 | PSHU | Immed | $5+$ | 2 | 66 | ROR |  | 6+ | $2+$ |
| 07 | ASR |  | 6 | 2 | 37 | PULU | Immed | $5+$ | 2 | 67 | ASR |  | $6+$ | $2+$ |
| 08 | ASL, LSL |  | 6 | 2 | 38 | * | - |  |  | 68 | ASL, LSL |  | $6+$ | $2+$ |
| 09 | ROL |  | 6 | 2 | 39 | RTS | Inherent | 5 | 1 | 69 | ROL |  | $6+$ | $2+$ |
| OA | DEC |  | 6 | 2 | 3 A | ABX | $\uparrow$ | 3 | 1 | 6A | DEC |  | $6+$ | $2+$ |
| OB | * |  |  |  | 3B | RTI |  | 6/15 | 1 | 6 B | * |  |  |  |
| OC | INC |  | 6 | 2 | 3 C | CWAI | $\downarrow$ | $\geq 20$ | 2 | 6 C | INC |  | 6+ | $2+$ |
| OD | TST |  | 6 | 2 | 3 D | MUL | Inherent | 11 | 1 | 6D | TST |  | $6+$ | $2+$ |
| OE | JMP | $\checkmark$ | 3 | 2 | 3 E | * | - |  |  | 6 E | JMP | $\downarrow$ | $3+$ | $2+$ |
| OF | CLR | Direct | 6 | 2 | 3 F | SWI | Inherent | 19 | 1 | 6 F | CLR | Indexed | 6+ | $2+$ |
| 10 | Page 2 | - | - | - | 40 | NEGA | Inherent | 2 | 1 | 70 | NEG | Extended | 7 | 3 |
| 11 | Page 3 | - | - | - | 41 |  | 4 |  |  | 71 |  | $\uparrow$ |  |  |
| 12 | NOP | Inherent | 2 | 1 | 42 | * |  |  |  | 72 |  |  |  |  |
| 13 | SYNC | Inherent | $\geq 4$ | 1 | 43 | COMA |  | 2 | 1 | 73 | COM |  | 7 | 3 |
| 14 | * |  |  |  | 44 | LSRA |  | 2 | 1 | 74 | LSR |  | 7 | 3 |
| 15 | * |  |  |  | 45 | * |  |  |  | 75 | * |  |  |  |
| 16 | LBRA | Relative | 5 | 3 | 46 | RORA |  | 2 | 1 | 76 | ROR |  | 7 | 3 |
| 17 | LBSR | Relative | 9 | 3 | 47 | ASRA |  | 2 | 1 | 77 | ASR |  | 7 | 3 |
| 18 | * |  |  |  | 48 | ASLA, LSLA |  | 2 | 1 | 78 | ASL, LSL |  | 7 | 3 |
| 19 | DAA | Inherent | 2 | 1 | 49 | ROLA |  | 2 | 1 | 79 | ROL |  | 7 | 3 |
| 1 A | ORCC | Immed | 3 | 2 | 4 A | DECA |  | 2 | 1 | 7A | DEC |  | 7 | 3 |
| 1B. | * | - |  |  | 4 B | * |  |  |  | 7 B | * |  |  |  |
| 1 C | ANDCC | Immed | 3 | 2 | 4 C | INCA |  | 2 | 1 | 7 C | INC |  | 7 | 3 |
| 1D | SEX | Inherent | 2 | 1 | 4 D | TSTA |  | 2 | 1 | 7 D | TST |  | 7 | 3 |
| 1E | EXG | Immed | 8 | 2 | 4 E | * | $\downarrow$ |  |  | 7 E | JMP | $\downarrow$ | 4 | 3 |
| 1F | TFR | Immed | 6 | 2 | 4 F | CLRA | Inherent | 2 | 1 | 7F | CLR | Extended | 7 | 3 |
| 20 | BRA | Relative | 3 | 2 | 50 | NEGB | Inherent | 2 | 1 | 80 | SUBA |  | 2 | 2 |
| 21 | BRN | 4 | 3 | 2 | 51 |  | 4 |  |  | 81 | CMPA | 4 | 2 | 2 |
| 22 | BHI |  | 3 | 2 | 52 | * |  |  |  | 82 | SBCA |  | 2 | 2 |
| 23 | BLS |  | 3 | 2 | 53 | COMB |  | 2 | 1 | 83 | SUBD |  | 4 | 3 |
| 24 | BHS, BCC |  | 3 | 2 | 54 | LSRB |  | 2 | 1 | 84 | ANDA |  | 2 | 2 |
| 25 | BLO, BCS |  | 3 | 2 | 55 |  |  |  |  | 85 | BITA |  | 2 | 2 |
| 26 | BNE |  | 3 | 2 | 56 | RORB |  | 2 | 1 | 86 | LDA |  | 2 | 2 |
| 27 | BEO |  | 3 | 2 | 57 | ASRB |  | 2 | 1 | 87 | * |  |  |  |
| 28 | BV́C |  | 3 | 2 | 58 | ASLB, LSLB |  | 2 | 1 | 88 | EORA |  | 2 | 2 |
| 29 | BVS |  | 3 | 2 | 59 | ROLB |  | 2 | 1 | 89 | ADCA |  | 2 | 2 |
| 2A | BPL |  | 3 | 2 | 5 A | DECB |  | 2 | 1 | 8A | ORA |  | 2 | 2 |
| 2B | BMI |  | 3 | 2 | 5B | * |  |  |  | 8 B | ADDA | $\nabla$ | 2 | 2 |
| 2 C | BGE |  | 3 | 2 | 5 C | INCB |  | 2 | 1 | 8 C | CMPX | Immed | 4 | 3 |
| 2 D | BLT |  | 3 | 2 | 5D | TSTB |  | 2 | 1 | 8D | BSR | Relative | 7 | 2 |
| 2 E | BGT | $\downarrow$ | 3 | 2 | 5 E | * | $\downarrow$ |  |  | 8 E | LDX | Immed | 3 | 3 |
| 2 F | BLE | Relative | 3 | 2 | 5 F | CLRB | Inherent | 2 | 1 | 8F | * |  |  |  |

LEGEND:
$\sim$ Number of MPU cycles (less possible push pull or indexed-mode cycles)
\# Number of program bytes

* Denotes unused opcode

TABLE 9 - HEXADECIMAL VALUES OF MACHINE CODES (CONTINUED)


FIGURE 18 - PROGRAMMING AID


FIGURE 18 - PROGRAMMING AID (CONTINUED)


NOTES:

1. This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, Table 2.
2. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.

The 8 bit registers are: A, B, CC, DP
The 16 bit registers are: $X, Y, U, S, D, P C$
3. $E A$ is the effective address.
4. The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.
5. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).
6. SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.
7. Conditions Codes set as a direct result of the instruction.
8. Vaue of half-carry flag is undefined.
9. Special Case - Carry set if $b 7$ is SET.

Branch Instructions

| Instruction | Forms | Addressing <br> Mode <br> Relative |  |  | Description | 5 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  | OP | - 5 | \# |  | H | N | Z | V | C |
| BCC | $\begin{array}{\|l\|} \hline \text { BCC } \\ \text { LBCC } \end{array}$ | $\begin{aligned} & 24 \\ & 10 \\ & 24 \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch $\mathrm{C}=0$ Long Branch $\mathrm{C}=0$ |  | $\bullet$ | $\bullet$ |  | - |
| BCS | $\begin{aligned} & \text { BCS } \\ & \text { LBCS } \end{aligned}$ | $\begin{aligned} & 25 \\ & 10 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch $\mathrm{C}=1$ Long Branch $C=1$ |  | $\bullet$ |  | $\bullet$ | - |
| BEO | $\begin{aligned} & \text { BEQ } \\ & \text { LBEQ } \end{aligned}$ | $\begin{aligned} & 27 \\ & 10 \\ & 27 \end{aligned}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch $Z=1$ Long Branch $Z=1$ |  |  |  |  | - |
| BGE | $\begin{aligned} & \text { BGE } \\ & \text { LBGE } \end{aligned}$ | $\begin{array}{\|l\|} \hline 2 \mathrm{C} \\ 10 \\ 2 \mathrm{C} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch $\geq$ Zero Long Branch $\geq$ Zero |  | $\bullet$ |  | $\bullet$ | - |
| BGT | $\begin{aligned} & \text { BGT } \\ & \text { LBGT } \end{aligned}$ | $\begin{aligned} & \hline 2 \mathrm{E} \\ & 10 \\ & 2 \mathrm{E} \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch > Zero <br> Long Branch > Zero |  | $\bullet$ |  | $\bullet$ | $\bullet$ |
| BHI | $\begin{array}{\|l\|} \hline \text { BHI } \\ \text { LBHI } \end{array}$ | $\begin{aligned} & 22 \\ & 10 \\ & 22 \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch Higher Long Branch Higher |  | $\bullet$ |  | $\bullet$ | $\stackrel{\rightharpoonup}{\bullet}$ |
| BHS | $\begin{aligned} & \mathrm{BHS} \\ & \mathrm{LBHS} \end{aligned}$ | $\begin{array}{r} 24 \\ 10 \\ 24 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \\ \hline \end{array}$ | $2$ $4$ | Branch Higher or Same Long Branch Higher or Same |  | - | - | $\bullet$ | - |
| BLE | $\begin{aligned} & \text { BLE } \\ & \text { LBLE } \end{aligned}$ | $\begin{aligned} & 2 F \\ & 10 \\ & 2 F \end{aligned}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch $\leq$ Zero Long Branch $\leq$ Zero |  | - | $\bullet$ | $\bullet$ | - |
| BLO | $\begin{array}{\|l\|} \hline \text { BLO } \\ \text { LBLO } \end{array}$ | $\begin{aligned} & 25 \\ & 10 \\ & 25 \end{aligned}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \\ \hline \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch lower Long Branch Lower |  | $\bullet$ |  |  | - |


| Instruction | Forms | AddressingMode |  |  | Description | 5 | N | 2 | 1 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | OP | -5 | $\#$ |  |  |  |  |  |  |  |
| BLS | $\begin{aligned} & \text { BLS } \\ & \text { LBLS } \end{aligned}$ | $\begin{aligned} & 23 \\ & 10 \\ & 23 \\ & \hline \end{aligned}$ | $\left\|\begin{array}{c} 3 \\ 5(6) \end{array}\right\|$ | 2 4 | Branch Lower or Same Long Branch Lower or Same |  | - | - |  |  | - |
| BLT | $\begin{aligned} & \text { BLT } \\ & \text { LBLT } \end{aligned}$ | $\begin{array}{\|l\|} \hline 2 \mathrm{D} \\ 10 \\ 2 \mathrm{D} \\ \hline \end{array}$ | $\begin{array}{c\|} \hline 3 \\ 5(6) \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch < Zero Long Branch<Zero |  |  |  |  |  | $\bullet$ |
| BMI | $\begin{aligned} & \text { BMI } \\ & \text { LBMI } \end{aligned}$ | $\begin{array}{\|l\|} \hline 2 \mathrm{~B} \\ 10 \\ 2 \mathrm{~B} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch Minus Long Branch Minus |  |  |  |  |  | $\bullet$ |
| BNE | BNE LBNE | $\begin{array}{\|l\|} \hline 26 \\ 10 \\ 26 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch $Z=0$ Long Branch $Z=0$ | $\bullet$ | - | - |  |  | $\bullet$ |
| BPL | $\begin{aligned} & \mathrm{BPL} \\ & \mathrm{LBPL} \end{aligned}$ | $\begin{array}{\|l\|} \hline 2 \mathrm{~A} \\ 10 \\ 2 \mathrm{~A} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \\ \hline \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch Plus Long Branch Plus |  | - |  |  |  | $\bullet$ |
| BRA | BRA LBRA | $\begin{array}{\|l\|} \hline 20 \\ 16 \end{array}$ | $\begin{aligned} & 3 \\ & 5 \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \end{aligned}$ | Branch Always Long Branch Always | - | - |  |  |  | $\bullet$ |
| BRN | BRN LBRN | $\begin{array}{\|l\|} \hline 21 \\ 10 \\ 21 \\ \hline \end{array}$ | $\begin{aligned} & 3 \\ & 5 \end{aligned}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch Never Long Branch Never |  | - |  |  |  | - |
| BSR | $\begin{aligned} & \text { BSR } \\ & \text { LBSR } \end{aligned}$ | $\begin{array}{\|l\|} \hline 8 \mathrm{D} \\ 17 \\ \hline \end{array}$ | $\begin{aligned} & 7 \\ & 9 \end{aligned}$ | $\begin{array}{r} 2 \\ 3 \end{array}$ | Branch to Subroutine Long Branch to Subroutine | - | - |  |  |  | $\bullet$ |
| BVC | $\begin{aligned} & \text { BVC } \\ & \text { LBVC } \end{aligned}$ | $\begin{aligned} & 28 \\ & 10 \\ & 28 \end{aligned}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch V=0 Long Branch $\mathrm{V}=0$ | - | - |  |  |  | $\bullet$ |
| BVS | $\begin{aligned} & \text { BVS } \\ & \text { LBVS } \end{aligned}$ | $\begin{array}{\|l\|} \hline 29 \\ 10 \\ 29 \\ \hline \end{array}$ | $\begin{gathered} 3 \\ 5(6) \end{gathered}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch $V=1$ Long Branch $V=1$ | - | - |  |  |  | $\bullet$ |

SIMPLE BRANCHES

|  | OP | $\sim$ | $\#$ |
| :--- | ---: | ---: | ---: |
| BRA | 20 | 3 | 2 |
| LBRA | 16 | 5 | 3 |
| BRN | 21 | 3 | 2 |
| LBRN | 1021 | 5 | 4 |
| BSR | $8 D$ | 7 | 2 |
| LBSR | 17 | 9 | 3 |

SIMPLE CONDITIONAL BRANCHES (Notes 1-4)

| Test | True | OP | False | OP |
| :--- | :--- | :--- | :--- | :--- |
| $N=1$ | BMI | $2 B$ | BPL | $2 A$ |
| $Z=1$ | BEQ | 27 | BNE | 26 |
| $V=1$ | BVS | 29 | BVC | 28 |
| $C=1$ | BCS | 25 | BCC | 24 |

SIGNED CONDITIONAL BRANCHES (Notes 1-4)

| Test | True | OP | False | OP |
| :--- | :--- | :--- | :--- | :--- |
| $r>m$ | BGT | $2 E$ | BLE | $2 F$ |
| $r \geq m$ | BGE | $2 C$ | BLT | $2 D$ |
| $r=m$ | BEQ | 27 | BNE | 26 |
| $r \leq m$ | BLE | $2 F$ | BGT | $2 E$ |
| $r<m$ | BLT | $2 D$ | BGE | $2 C$ |

UNSIGNED CONDITIONAL BRANCHES (Notes 1-4)

| Test | True | OP | False | OP |
| :--- | :--- | :--- | :--- | :--- |
| $r>m$ | BHI | 22 | BLS | 23 |
| $r \geq m$ | BHS | 24 | BLO | 25 |
| $r=m$ | BEO | 27 | BNE | 26 |
| $r \leq m$ | BLS | 23 | BHI | 22 |
| $r<m$ | BLO | 25 | BHS | 24 |

NOTES:

1. All conditional branches have both short and long variations.
2. All short branches are 2 bytes and require 3 cycles.
3. All conditional long branches are formed by prefixing the short branch opcode with $\$ 10$ and using a 16 -bit destination offset.
4. All conditional long branches require 4 bytes and 6 cycles if the branch is taken or 5 cycles if the branch is not taken.
5. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken.

INDEXED ADDRESSING MODES

|  | Forms | Nondirect |  |  |  | Indirect |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type |  | Assembler Form | Post-Byte Opcode | $1+$ | $\begin{aligned} & + \\ & \# \end{aligned}$ | Assembler Form | $\begin{array}{\|c} \text { Post-Byte } \\ \text { Opcode } \end{array}$ |  | \# |
| Constant Offset From R | No Offset 5-Bit Offset 8-Bit Offset 16-Bit Offset | $\begin{aligned} & \mathrm{B}, \mathrm{R} \\ & \mathrm{n}, \mathrm{R} \\ & \mathrm{n}, \mathrm{R} \\ & \mathrm{n}, \mathrm{R} \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { 1RR00100 } \\ \text { ORRnnnnn } \\ \text { 1RR01000 } \\ \text { 1RR01001 } \\ \hline \end{array}$ | 0 | 0 <br> 0 <br> 1 <br> 2 | $\begin{gathered} {[, R]} \\ \text { default } \\ {[n, R]} \\ {[n, R]} \end{gathered}$ | $\begin{array}{\|l\|} \hline 1 \text { RR10100 } \\ \text { ts to 8-bit } \\ \left\lvert\, \begin{array}{l} 1 R R 11000 \\ 1 R R 11001 ~ \end{array}\right. \\ \hline 1 \end{array}$ | 3 | 1 0 1 2 |
| Accumulator Offset From R | A - Register Offset B - Register Offset D-Register Offset | $\begin{aligned} & A, R \\ & B, R \\ & D, R \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { 1RR00110 } \\ \text { 1RR00101 } \\ \text { 1RR01011 } \\ \hline \end{array}$ | 1 1 4 4 | O | $\begin{aligned} & {[\mathrm{A}, \mathrm{R}]} \\ & {[\mathrm{B}, \mathrm{R}]} \\ & {[\mathrm{D}, \mathrm{R}]} \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { 1RR10110 } \\ \text { 1RR10101 } \\ \text { 1RR11011 } \\ \hline \end{array}$ | 4 | 0 |
| Auto Increment/Decrement R | Increment By 1 Increment By 2 <br> Decrement By 1 <br> Decrement By 2 | $\begin{gathered} , \mathrm{R}+ \\ , \mathrm{R}++ \\ ,-\mathrm{R} \\ ,-\mathrm{R} \\ \hline \end{gathered}$ | 1RRO0000 <br> 1RR00001 <br> 1RR00010 <br> 1RR00011 <br> IXX01100 | 2 <br> 3 <br> 2 <br> 3 | 0 | $\begin{array}{\|r} \begin{array}{r} \mathrm{no} \\ {[1, \mathrm{R}+\mathrm{+}]} \\ \mathrm{nol} \\ {[,--\mathrm{R}]} \end{array} \\ \hline \end{array}$ | t allowed \|1RR10001 t allowed 1 RR10011 | 6 | 0 |
| Constant Offset From PC | 8-Bit Offset <br> 16-Bit Offset | $\begin{aligned} & \mathrm{n}, \mathrm{PCR} \\ & \mathrm{n}, \mathrm{PCR} \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \times \times 01100 \\ 1 \times \times 01101 \\ \hline \end{array}$ | 1 | 1 | $\begin{aligned} & {[\mathrm{n}, \mathrm{PCR}]} \\ & {[\mathrm{n}, \mathrm{PCR}]} \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \times \times 11100 \\ 1 \times \times 11101 \end{array}$ | 4 | 2 |
| Extended Indirect | 16-Bit Address | - | - | - |  | [ n ] | 10011111 | 5 | 2 |
|  | $\begin{aligned} & R=X, Y, U, \text { or } S \\ & X=\text { Don't Care } \end{aligned}$ | $\begin{aligned} \text { RR: } 00 & =X \\ 01 & =Y \end{aligned}$ | $\begin{aligned} & 10=U \\ & 11=S \end{aligned}$ |  |  |  |  |  |  |

INDEXED ADDRESSING POSTBYTE REGISTER BIT ASSIGNMENTS

| Post-Byte Register Bit |  |  |  |  |  |  |  | Indexed Addressing Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| 0 | R | R | $\times$ | x | x | x | x | $E A=, R+5$ Bit Offset |
| 1 | R | R | 0 | 0 | 0 | 0 | 0 | R + |
| 1 | R | R | 1 | 0 | 0 | 0 | 1 | R + + |
| 1 | R | R | 0 | 0 | 0 | 1 | 0 | ,-R |
| 1 | R | R | 1 | 0 | 0 | 1 | 1 | ,--R |
| 1 | R | R | 1 | 0 | 1 | 0 | 0 | $E A=, R+0$ Offset |
| 1 | R | R | 1 | 0 | 1 | 0 | 1 | $E A=, R+A C C B$ Offset |
| 1 | R | R | 1 | 0 | 1 | 1 | 0 | $E A=, R+$ ACCA Offset |
| 1 | R | R | 1 | 1 | 0 | 0 | 0 | $E A=, R+8$-Bit Offset |
| 1 | R | R | 1 | 1 | 0 | 0 | 1 | $E A=, R+16$-Bit Offset |
| 1 | R | R | 1 | 1 | 0 | 1 | 1 | $E A=, R+D$ Offset |
| 1 | X | $x$ | 1 | 1 | 1 | 0 | 0 | $E A=, P C+8$-Bit Offset |
| 1 | X | $x$ | 1 | 1 | 1 | 0 | 1 | $E A=, P C+16-$ Bit Offset |
| 1 | R | R | 1 | 1 | 1 | 1 | 1 | $\mathrm{EA}=$ [, Address] |
|  |  |  | D | on't |  |  |  | - Addressing Mode Field <br> - Indirect Field <br> $\left(\right.$ Sign bit when $\left.\mathrm{b}_{7}=0\right)$ <br> - Register Field: RR $\begin{aligned} 00 & =X \\ 01 & =Y \\ 10 & =U \\ 11 & =S \end{aligned}$ |

6809 PROGRAMMING MODEL
$\left.\begin{array}{|c|}\hline X \text { - Index Register } \\ \hline Y \text { - Index Register } \\ \hline U-\text { User Stack } \\ \hline S-\text { Hardware Stack } \\ \hline\end{array}\right\}$ Pointer Register
$\square$ PC


DP Direct Page Register



ORDERING INFORMATION

| Package Type | Frequency | Temperature Range | Order Number |
| :---: | :---: | :---: | :---: |
| Ceramic L Suffix | 1.0 MHz | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | MC6809EL |
|  | 1.0 MHz | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | MC6809ECL |
|  | 1.5 MHz | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | MC68A09EL |
|  | 1.5 MHz | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | MC68A09ECL |
|  | 2.0 MHz | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | MC68B09EL |
|  | 2.0 MHz | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | MC68B09ECL |
| Plastic P Suffix | 1.0 MHz | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | MC6809EP |
|  | 1.0 MHz | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | MC6809ECP |
|  | 1.5 MHz | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | MC68A09EP |
|  | 1.5 MHz | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | MC68A09ECP |
|  | 2.0 MHz | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | MC68B09EP |
|  | 2.0 MHz | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | MC68B09ECP |
| Cerdip S Suffix | 1.0 MHz | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | MC6809ES |
|  | 1.0 MHz | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | MC6809ECS |
|  | 1.5 MHz | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | MC68A09ES |
|  | 1.5 MHz | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | MC68A09ECS |
|  | 2.0 MHz | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | MC68B09ES |
|  | 2.0 MHz | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | MC68B09ECS |


[^0]:    *Capacitances are periodically tested rather than $100 \%$ tested.

[^1]:    * $\overline{\text { NMI }}, \overline{F I R Q}$, and $\overline{R Q}$ requests are sampled on the falling edge of $Q$. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If $\overline{I R Q}$ and FIRQ do not remain low until completion of the current instruction, they may not be recognized. However, NMI is latched and need only remain low for one cycle. No interrupts are recognized or latched between the falling edge of RESET and the rising edge of BS indicating $\overline{\text { RESET }}$ acknowledge. See $\overline{\text { RESET }}$ sequence in the MPU flowchart in Figure 14.

[^2]:    $\underset{\sim}{+}$ and ${ }^{+}$indicate the number of additional cycles and bytes respectively for the particular indexing variation.

[^3]:    Before Execution $A=X X$ (don't care)
    $\mathrm{X}=$ \$F000

