## MC6809 PRELIMINARY PROGRAMMING MANUAL



## MC6809

## PRELIMINARY PROGRAMMING

## MANUAL

Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Although the information in this document has been carefully reviewed for broad application, Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

First Edition

This Preliminary programming manual was excerpted from the system design specification for the M6809 and as such occasionally betrays its origin. It is, however, complete and correct and contains all the information necessary to construct a M6809 system and to write the software for that system. References made in this manual to the MC6801 also apply to the MC6803, and references the MC6802 also apply to the MC6808.

When a discrepancy is found between this preliminary manual and the MC6809 Advance Information Data Sheet, the data sheet takes precedence.

Further details pertaining to the assembly language syntax and M6809 assembler operation can be found in "Macro Assemblers Reference Manual", part no. M68MASR(D).

TABLE OF CONTENTS

```
1.0 PRODUCT OVERVIEW
    1.1 DESIGN TARGET
    1.1.1 RESULTS OF 6800 ANALYSIS
    1.1.2 HARDWARE IMPROVEMENTS
    1.1.3 THROUGHPUT IMPROVEMENTS
    1.1.4 SOFTWARE IMPROVEMENTS
    1.1.5 ARCHITECTURAL IMPROVEMENTS
    1.1.6 INNOVATIVE IMPROVEMENTS
    1.2 SUMMARY OF FEATURES
    1.2.1 HARDWARE
    1.2.2 SOFTWARE
2.0 CHIP ARCHITECTURE
    2.1 BLOCK DIAGRAM
    2.2 PIN DESCRIPTION
    2.2.1 SIGNALS OF THE }680
    2.2.2 POWER
    2.2.3 CLOCK
    2.2.4 ADDRESS BUS
    2.2.5 DATA BUS
    2.2.6 R/\overline{W}
    2.2.7 RESET
    2.2.8 HALT
    2.2.9 INTERRUPTS
```

2.3 PINOUT DIAGRAMS
2.4 USING 6809 BUS TIMING
2.4.1 DMA
2.4.2 DYNAMIC MEMORY
2.4.3 SLOW DEVICES
2.4.4 MULTI-PROCESSORS
3.0 SOFTWARE ARCHITECTURE
3.1 PROGRAMMING MODEL
3.1.1 ACCUMULATORS
3.1.2 DIRECT PAGE REGISTER
3.1.3 CONDITION CODE REGISTER
3.1.4 INDEX REGISTERS
3.1.5 STACK REGISTERS
3.1.6 PROGRAM COUNTER
3.1.7 STACK PROGRAMMING TECHNIQUES3.2 ADDRESSING
3.2.1 REGISTER ADDRESSING NOTATION
3.2.2 REGISTER ADDRESSING MODES
3.2.3 MEMORY ADDRESSING NOTATION
3.2.4 MEMORY ADDRESSING MODES
3.2.4.1 INHERENT
3.2.4.2 ACCUMULATOR
3.2.4.3 IMMEDIATE
3.2.4.4 ABSOLUTE
3.2.4.4.1 DIRECT
3.2.4.4.2 EXTENDED
3.2.4.4.3 EXTENDED INDIRECT
3.2.4.5 REGISTER
3.2.4.6 INDEXED
3.2.4.6.1 CONSTANT-OFFSET INDEXED
3.2.4.6.2 CONSTANT-OFFSET INDEXED INDIRECT
3.2.4.6.3 ACCUMULATOR INDEXED
3.2.4.6.4 ACCUMULATOR INDEXED INDIRECT
3.2.4.6.5 AUTO-INCREMENT
3.2.4.6.6 AUTO-INCREMENT INDIRECT
3.2.4.6.7 AUTO-DECREMENT
3.2.4.5.8 AUTO-DECREMENT INDIRECT
3.2.4.7 RELATIVE3.2.4.8 LONG ReLATive
3.3 INSTRUCTION SET
3.3.1 OPERATION NOTATION
3.3.2 REGISTER NOTATION
3.3.3 INSTRUCTIONS
3.46809 STACKING ORDER
3.5 HARDWARE INCOMPATIBILITIES WITH 6800 AND 6802
3.6 SOFTWARE INCOMPATIBILITIES WITH 6800, 6802 AND 6801
3.7 MULTI-PROCESS SYNCHRONIZATION
3.86809 ASSEMBLY-LANGUAGE SYNTAX
3.9 6800-EQUIVALENT INSTRUCTIONS
3.106809 SUMMARY CARD
3.116809 OP CODE MAP
3.12 INDEXED-MODE POST-BYTE
3.13 LEGAL TRANSFER AND EXCHANGE PATHS
3.14 BRANCH GROUPS
3.15 8-BIT OPERATIONS3.16 16-BIT OPERATIONS3.17 INDEXED ADDRESSING MODES
3.18 RELATIVE SHORT AND LONG BRANCHES
3.19 MISCELLANEOUS InSTRUCTIONS
4.0 SYSTEMS INTERFACING
4.1 INTERRUPTS
5.0 SPECIFICATIONS - DELETED ... SEE ADV. INFO. DATA SHEET
6.0 SOFTWARE DESIGN
6.1 BENCHMARKS
6.2 PROGRAM SEGMENTS
6.3 SYSTEM EXAMPLE
7.0 PROGRAMMING TRICKS 'N TREATS
7.1 INSTRUCTION EQUIVALENTS
7.2 COMPATIBLE MACROS
7.3 PROGRAM-FLOW MANIPULATIONS
7.4 PROGRAMMING HINTS
7.5 REFRESHMENTS
7.6 SOFTWARE DOCUMENTATION STANDARDS FOR 6809
7.7 ADDITIONAL TRICKS 'N TREATS

### 1.0 OVERVIEW

The 6809 is an 8-bit NMOS microprocessor designed with particular attention to real-time programming and char-acter-manipulation data processing. It is compatible with the 6800 microprocessor bus and family parts, and is capable of superior computing performance.

Even people who have not previously used the 6800 will find the 6809 a serious contender for their microprocessor business. The consistent and powerful instruction set makes our computer easy -- and even fun! -- to program. The enhanced architecture allows programming techniques that reduce the risk and increase the life of the programming investment. The resultant programs are fast and efficient. And, since our machine is byte-oriented (as opposed to 16 -bit) it is best at processing byte quantities -- exactly the facility required for High-Level-Language and business data-manipulation.

People who have used the 6800 will find the 6809 very familiar and easy-to-learn. For example: the 6800 had one stack pointer; now the 6809 has two stack pointers, and a single instruction can push a register, a couple of registers, or the entire machine state (all visible registers) onto the stack. Another example: the 6800 had one index register; now the 6809 has two index registers. And both stack pointers are indexable. And so is the program counter. So the 6809 is not different from the 6800, just tremendously more capable.

### 1.1 DESIGN TARGET

The principal thrust for the design of the 6809 MPU was to create a processor which would improve our position in present markets, and the vast consumer markets still to come. We expect that markets such as Business Accounting, Word Processing, Scientific/ Business Programming, Medical Analysis, Communications Switching, etc., will find the 6809 an optimal choice.

### 1.1.1 Results of 6800 Analysis

Extensive analysis of difficulties in using the 6800 brought out a number of more-specific design goals for the 6809. These ranged from rather obvious improvements (like "greater throughput," "more registers," and "PUSH X") through those typical of professional architectural design ("consistancy," and "powerful addressing") to innovative attempts to crack the problem of expensive software ("position-independence," and "indirect addressing for $1 / 0$ "). Next, we examine some of the ramifications of these improvements.

### 1.1.2 Hardware Improvements

A number of hardware difficulties are resolved from the original 6800 system: R/C $\overline{R E S E T}$, onchip clocks, and improved bus-timing specs make the system easier to use and easier to run faster. Extensive analysis of the interaction between various control/response signals (interrupts, HALT, BA, RESET, IACK, etc.) has the new signals (READY) work with the old to handle multiple-processor and other new applications.

### 1.1.3 Throughput Improvements

The 6809 can provide a radical throughput improvement that qualifies it for a number of tasks previously unsuited to microprocessors. The enhanced architecture (additional index registers and stack pointers) and greatly-expanded addressing capabilities simplify algorithms and programming while speeding processing. New instructions and better bus-timing give us an even more powerful machine. And "optimizing" code using the new Direct Page Register can further increase speed and reduce program size.

But no matter how fast the machine goes, there will always be some application just out of reach, and it will always be "nice" to have the same job done in half the time. Many systems will use multiple processors for just this reason. But the fact of the matter is, once any machine can do your job in the time you require, throughput has ceased to be important. It is more important that the machine be easy to use and easy to proqram. The hardware designer can verify his work -- each system signal, if necessary -by experiment. Not so the software designer, who can easily build systems that would take longer to exhaustively test than there has so far been 1ife on Earth.

### 1.1.4 Software Improvements

Some things which facilitate program correctness are: Block Structure, High-Level-Language; and, at the machine level, a regular architecture, consistent instruction-set and logical assembly language. We have made a conscious attempt to minimize the number of assembly-language mnemonics, and to make those which remain apply consistently, both functionally and syntactically, to similar registers. We have nevertheless added some redundant mriemonics (LSL, BHS, BLO, BRN) to fill out particular instruction types, making them easy to remember and available for compilerproduced code.

### 1.1.5 Architectural Improvements

Perhaps the most powerful improvement we have made was to greatly expand the 6809's addressing capabilities over the 6800. Let's talk a little about "state-information". The true description of the state of a computer program includes the description of every bit in both the memory and the CPU. Compared to the memory environment in which it processes data, even register-oriented computers have a very limited amount of program state information available internally. By vastly-expanding the addressing modes, and making each apply to any of the four pointer registers, we orient the machine to saving most program state information in memory, where there is plenty of space, as opposed to in the CPU itself where it is very expensive.

### 1.1.5 (Continued)

Some CPU designers have gone even further, effectively placing their registers in memory, on the assumption that if a little of something is good, a lot is better. These machines must fetch data from memory, operate on it, then put it back and they are inevitably slower.
1.1.6 Innovative Improvements

Perhaps most intriguing from an architectural point of view,
are the features
we included to attack the problem of high-cost software. While microprocessor-family sales would seem to be a business capable of exponential expansion, vast applications markets are still closed due to the unavailability of quality software. And the software is unavailable because of its high development costs and very low security.

### 1.1.6.1 ROM's For Low-Cost Software

One attack on reducing development costs is to move the results into massproduction -- in this case, Read-Only-Memories. But ROM's are risky; if the software is not carefully designed, it will only apply to one system -- a custom product at custom economics. And a single software error could conceivably require that every unit in the field be recalled; the risk of software error cannot be amortized over the number of units produced.

### 1.1.6.1 (Continued)

The error problem will always require very careful modular testing, but by insisting on a regular architecture and logical assembly language, that risk is noticeably reduced. The problem of making the ROM applicable to large numbers of arbitrary hardware designs requires a solution to the problem of Position-Independent-Code (PIC).
1.1.6.2 Position Independence

By Position-Independent we mean that the exact same machine-language code can be placed anywhere in memory and still function correctly (PIC is also called "self-relative" code). The 6800 has a limited form of position-independent control-transfer in its branch instructions, and we have added long branches to complete this capability. But that is only part of the problem: it is also crucial that RAM storage for global, permanent, and temporary values be easily available in a position-independent manner. We suggest placing this data on the stack, since the stacked data is exceedingly easy to access and manipulate. It is suitable to stack the absolute addresses of $1 / 0$ devices before calling a standard software package, and the package can use the stacked addresses for $I / 0$ in any system.

It is also necessary to be able to gain access to tables or data or immediate values in the text of the program; the LEA instructions allow the

### 1.1.6.2 (Continued)

user to point at data in a position-independent manner, as, for example:
$\}$

| LEAX | MSGI,PCR |
| :--- | :--- |
| LBSR | PDATA |
| 3 |  |

MSGI FCC /PRINT THIS!/

Here we wish to point at a message to be printed from the body of the program. By writing "MSG1, PCR" we signal the assembler to compute the distance between the present address (the address of the LBSR) and MSG1. This result is inserted as a constant into the LEA instruction which will be indexed from the program counter value at the time of execution. Now, no matter where the code is located, when it is executed the computed offset from the program counter will point at MSGI. This code is position-independent.

### 1.1.7 Summary

In short, the 6809 microprocessor will provide the user with greatly-improved performance, reduced system-complexity, and radically new capabilities. Its innovative features will allow deep inroads to be made in quality low-cost programs.
1.2.1 Hardware
o 8-Bit Data / 16-Bit Address Bus

- MC6800 Bus Compatible
- Single 5v Supply / 40 pins
o TTL - Compatible
o Fast Interrupt Request Input
- Interrupts may be Vectored by Device
- Two Status Outputs (BA and BS)
o On-Chip Clock Version $4 \times f_{0}$
- MRD input for slow memory
- DMA/BREQ input for DMA
1.2.2 Software
- MC6800 Upward-Compatible Architecture
- Two 8-Bit Accumulators
- Two 16-Bit Index Registers
- Two 16-Bit Stack Pointers (with index capability)
- Programmable Direct Page Register
- MC6800 Upward-Compatible Instruction-Set
- 59 Instruction Mnemonics
- 268 0pcodes
- 1464 Instructions $w / d i f f e r e n t ~ a d d r e s s i n g ~ m o d e s ~$
- $8 \times 8$ Unsigned Multiply
- 16-Bit Arithmetic (Load, Store, Add, Subtract, Compart
- Powerful Push/Pull Instructions
- Powerful Register Transfers and Exchanges
- Powerful Address-Manipulation Instructions
- Extended-Range Long Branches
- MC6800 Upward-Compatible Addressing
- 10 Addressing Modes
- 24 Indexed Sub-modes
- Indexing Applied From Either Index Register or Either Stack Pointer
- Constant Indexing From PC
- Indirect Addressing (Post-Indirection)
- Up to 16-Bit Indexed Offsets
- Auto-Increment/Decrement
- Fully-Supports Various Software Disciplines
- Position-Independent Code
- Non-Self-Modifying Code
- Structured, High1y-Subroutined Code
- Multi-Task and Multi-Processor Organization
- Stack-Oriented Compiler Instructions
- Re-Entrancy and Recursion


### 2.16809 BLOCK DIAGRAM



### 2.2 PIN Description

$$
\text { 2.2.1 Signals of the } 6809
$$

    2 - Power
    16 - Address Bus
8 - Data Bus
$1-R / \bar{W}$
$1-\overline{\text { RESET }}$
1 - $\overline{\text { NMI }}$
$1-\overline{F I R Q}$
$1-\overline{\mathrm{IRQ}}$
1 - $\overline{\text { DMA/BREG }}$
1 - $\overline{\text { HALT }}$
1 - BA
1 - BS
$\left.\begin{array}{l}1-\operatorname{XTAL} \\ 1-\operatorname{EXTAL}\end{array}\right\} \quad \begin{aligned} & 4 x \neq 0 \\ & o n 1 y\end{aligned}$
1 - MRDY
1 - E out
1 - Q out

### 2.2.2 Power $\left(V_{s s,} V_{d d}\right)$

Two pins are used to supply power to the part: $V_{S S}$ is ground or $0 v$, while $V_{d d}$ is $+5.0 v \pm 5 \%$.
2.2.3 Clock (XTAL, EXTAL, E, Q, $\overline{\text { DMAlBREG }, ~ M R D Y ~) ~}$

The pins XTAL and EXTAL are used to connect the on-chip oscillator to an external parallel-resonant crystal; this oscillator may take as long as 20 msec to become operational after power-on. Alternately, the pin EXTAL may be used as a TTLlevel input for external timing; the crystal frequency or external input is $4 x$ the bus frequency.

E is the standard 6800 -bus system timing signal. The leading edge of $E$ indicates to memory and peripherals that the address is (should be) sufficiently set-up to begin with operations ( $\bar{E} \wedge Q$ is the address set-up time for peripherals). Data flows on the data bus during $E$ and is latched on the trailing edge of $E$.

Q is a quadrature clock signal which leads E and which has no parallel on the 6800. Addresses from the MPU will be guaranteed good with the leading edge of $Q$.

The user may decode the bus grant state (BA $\wedge$ BA one-half-cycle-delayed) to place the DMA device on the MPU buses; this will be appropriate timing so as to eliminate bus contention both into and out of DMA. The MPU has an internal counter which will periodically switch the MPU back onto the bus, execute one cycle, then return to DMA operation. This automatic MPU refresh allows DMA operations of arbitrary length.

MRDY - Memory Ready
is designed to extend the
required data access time for use with slow memory (it does not increase address set-up time).
is also designed to extend a memory access until a multi-processor shared-memory can respond to the access request.

When a memory-access is to be extended, MRDY should be LOW some setup time before the trailing-edge of E of that access cycle; the clocks will then be held in the $E \wedge \bar{Q}$ state. After MRDY is made HIGH, up to one-quarter bus cycle will elapse before the memory access is completed (at the trailing-edge of E). MROY can only extend the memory access to 10 microseconds for the standard part (a $100 \mathrm{micro-}$ second extension capability may be available as a selected version at increased cost).
2.2.4 Address Bus (A0 - A15)

Sixteen pins are used to place information from the MPU onto the address bus. Each pin will driye one standard TTL load (or four LS loads) plus eight 6800-family devices at rated bus speed. Additional MOS devices may be driven by eliminating the TTL load, or by reducing the bus rates. All address drivers are made high-impedence when output $B A$ is HIGH. The address pins may start to change an address hold-time after the trailing edge of $E$, and they will be stable with the leading edge of $Q$.

## 2.2 .4 <br> (Continued)

When the processor does not need to use the bus for a data transfer it will send address $\mathrm{FFFF}_{16}$ and $R / \bar{W}=1$; this will replace the VMA function on the 6800. This dummy access may be differentiated from a RESET by not being acknowledged as an interrupt; i.e., the dummy access will have a $\overline{\mathrm{BA}} \wedge \overline{\mathrm{BS}}$ status, while RESET vector fetch will have $\overline{B A} \wedge B S$. It is recommended that the user not otherwise read access location $\mathrm{FFFF}_{16}$ when decoding $\mathrm{FFFF}_{16}$ as non-VMA.
2.2.5 Data Bus (D $\emptyset$ - D7)

Eight pins provide communication with the bi-directional data bus. Each pin will drive one standard TTL load plus eight 6800 -family devices at rated bus speed. All data bus drivers are made high impedence when the BA output is HIGH. The period $\overline{\mathrm{E}} \boldsymbol{\wedge} \overline{\mathrm{Q}}$ is used to tri-state the data bus to allow data bus turnaround without contention. The MPU will start to propagate data to the data bus with the leading edge of $Q$, but peripherals generally propagate data on $1 y$ during $E$. All data receivers require data to be valid some set-up time before E goes LOW, when data is latched in the receiving device.

### 2.2.6 Read/Write $(R / \bar{W})$

One output pin indicates the direction of data transfer on the data bus; a LOW level on this 1ine indicates that the MPU is sending data on the data bus. $R / \bar{W}$ is made high-impedance when the output BA is HIGH. $R / \bar{W}$ is good with the leading edge of $Q$, the same as the address bus.

### 2.2.7 Reset ( $\overline{\text { RESET }}$ )

A LOW-level on this Schmitt-trigger input for at will
least one cycle)^Reset the MPU. The MPU will take
5 bus cycles for a complete Reset; this will abort the present instruction, jam $\emptyset_{16}$ into the Direct Page Register, set the $F$ and $I$ mask bits in the Condition Code Register, and disable the NMI (until after the first load into the stack pointer).

Assuming that neither the $\overline{H A L T}$ nor the $\overline{\text { DMA/BREQ }}$ pins are LOW, the MPU will begin operation immediately after $\overline{\mathrm{RESET}}$ goes HIGH. The MPU will read data from locations $\mathrm{FFFE}_{16}$ and $\mathrm{FFFF}_{16}$, then use this data as the address of the first opcode to be executed.

Because $\overline{\text { RESET }}$ on the MPU is a Schmitt-trigger input which needs a higher '1' level than is required by the peripherals, a simple RC network can be used to

### 2.2.7 (Continued)

Reset the entire system. The peripherals will be fully out of Reset before the MPU can start operation and therefore before the MPU can attempt peripheral initialization.

During initial power-on, the RESET line should be held LOW until the clock oscillator is fully operational, and only then released.

If the $\overline{\text { HALT }}$ or $\overline{\text { DMA/BRE }}$ pins are LOW when $\overline{\text { RESET }}$ returns to a HIGH leve1, the $\overline{\text { RESET }}$ positive-edge will be latched. The MPU will then wait until resumption of a Running state before completing the Reset. The MPU will not come out of tri-state during HALT or DMA even if RESET.

Since DMA operation may occur during RESET, DMA or MRDY may lengthen the total bus transaction period. A full Reset will take, therefore, correspondingly longer in terms of real time.

### 2.2.8 Halt ( $\overline{\text { HALT }}, B A, B S$ )

A LOW level on the HALT input causes a running MPU to halt at the end of the present instruction, and remain halted indefinitely without loss of data, until the $\overline{\text { HALT }}$ pin is driven HIGH. When the MPU is

### 2.2.8 (Continued)

halted, the BA output is driven HIGH (which indicates) that the buses are tri-stated) and $B S$ is driven HIGH to indicate a HALT or DMA state. While halted, the MPU cannot respond to some real-time requests although a $\overline{\text { DMABREQ }}$ will always be accepted, and $\overline{\text { NMI }}$ or $\overline{\text { RESET }}$ will be latched for later response. Conversely, if the MPU is not running ( $\overline{\text { DMA/BREC }}$ or $\overline{\text { RESET }}$ ) the HALT state will not be achieved until the MPU is released with $\overline{\text { HALT }}$ LOW.

BA (Bus Available) is an indication of an internal control signal which tri-states the MOS buseṣ(address, data, $R / \bar{W})$ on the MPU. This is a valuable signal for any form of bus-sharing or DMA, but does not imply that the bus will be available for more than one cycle. When BA transitions from a HIGH to a LOW state, an additional cycle will always elapse before the MPU regains the bus.

BS (Bus State) is an encoded pin which, in conjunction


Status indications are valid with the leading edge of $Q$.

| BA |  | BS |  |
| :--- | :--- | :--- | :--- |
| 0 | 0 |  | MPU STATE |
| 0 | 1 |  | IACK |
| 1 | 1 |  | HALT + BUS GRANT (Running) |
| 1 | 0 |  | SYNC Acknow1edge |

SYNC Acknowledge is indicated on pins $B A$ and $B S$ (BA A $\overline{B S}$ ) while the MPU is waiting for external syn- . chronization (on an interrupt line). CWAI does not tri-state the buses and is not acknowledged.

Interrupt Acknowledge is indicated on pins $B A$ and $B S$, ( $\overline{B A} \wedge B S$ ) during both cycles of a hardware-vectorfetch (RESET, NMI, SWI, etc.).

Because the 6800 family does fetch vectors (most other MPU's do not) this signal, plus decoding of the lower four bits of the address bus, can provide high-speed interrupt capability (vectored by device) which other MPU's do not have.

External decoding logic can indicate which vector is being used (thus, which interrupt-level has been accepted), turn-off the vector-ROM (if ROM), and jam onto the data bus the address of the desired interrupt handler. This technique could drastically decrease interrupt latency compared to a polled approach.
2.2.8 (Continued)

It is not sufficient merely to decode a vector address to indicate a vector-fetch, since normal accesses, including indirect JUMPS, can be made to these location: Such a normal access may well occur even after an external interrupt request has been received (it may be masked!).
2.2.9 Interrupts ( $\overline{\mathrm{NMI}}, \overline{\mathrm{FIRQ}}, \overline{\mathrm{IRQ}})$

The interrupt system on the 6809 has been extensively analyzed to eliminate any unknown states from any combination of hardware signals and valid instruction operations. All interrupt inputs are latched during every $Q$, and will be delayed another bus cycle before they are seen by the MPU. $\overline{N M I}$ is edge-sensitive in the sense that if it is sampled LOW one cycle after it has been sampled HIGH, a NMI interrupt will be triggered. Because $\overline{\mathrm{NM}}$ is not masked by execution of a NMI, it is possible to take another NMI interrupt before executing the first instruction of the NMI routine. A fatal error will exist if an NMI is allowed to occur regularly before completing the RTI of the previous NMI, since the stack will surely overflow.

FIRQ and IRQ are both level-sensitive in the sense that the interrupt will be accepted anytime the running

### 2.2.9 (Continued)

processor sees FIRQ or $\operatorname{IRQ}$ and the associated mask bit both LOW. This means that the associated interrupt handler must cancel the original interrupt, or the program will never return to the interrupted routine. FIRQ provides fast interrupt response by stacking only the return address and condition-codes. This will allow read-modify-write operations (1ike CLR, TST, INC, DEC, rotates, etc) with minimal overhead. Alternately, any desired subset of registers may be saved (and later recovered) using PSH/PUL instruction.

IRQ provides a slower response to interrupts, but stacks the entire machine state. This means that interrupting routines can use all CPU resources without fear of damaging the processing of the interrupted routine. All interrupt pins can be used with the SYNC instruction which causes the processor to stop processing and tristate its buses; any interrupt input then causes processing to resume. If that input was masked, the processor will simply execute the next in-line instruction. If that input was not masked (or was NMI) the interrupt sequence will occur. This means that the same interrupt line that is used for arbitrary interrupts can be used for periods of high-throughput program/device synchronization. Naturally, other devices on the same

### 2.2.9 (Continued)

line must be disarmed (disabled at the source).

A11 interrupt-handling routines should return to the formerly-executing task using an RTI instruction.


The three 6800 methods of DMA (HALT-mode, cyclestealing, and bus multiplexing) are also available on the 6809, and cycle-stealing is controlled by the chip itself (in the on-chip clock version). Halt-mode DMA is achieved by pulling the HALT line LOW and waiting for a Halt+DMA acknowledge $(B A \wedge B S)=1$ which will occur after the last cycle of the current instruction. The MPU will tri-state its buses to allow a DMA device to take over the MOS bus, and the bus clocks ( $E$ and $Q$ ) from the chip will continue to run to provide system timing for DMA transfers. The MPU may be held in HALT indefinitely, but the worst-case latency into Halt-mode DMA is 20 cycles (SWI2). The Halt-mode is terminated by bringing the $\overline{H A L T}$ line HIGH; the MPU will resume normal operation one cycle after goes LOW.

Cycle-stealing DMA is handled (in the on-chip-clock version) by pulling the $\overline{\text { DMAREREQ }}$ line LOW with the trailing edge of $Q$. The internal MPU clocks will stop and the MPU will start to tri-state its MOS drivers a hold-time after the trailing-edge of $E$ (BA will go LOW). An external DMAVMA must be generated to disable the memory during the 'dead'

### 2.4.1 (Continued)

cycle between different bus masters. External logic may place the DMA device on the bus sometime during the last half of the dead cycle. The $E$ and $Q$ bus clock signals from the chip continue to run to provide bus timing for DMA transfers.

Synchronous latency into Cycle-stealing DMA is less than one-quarter bus cycle; asynchronous latency may be a full cycle longer. Cycle-stealing DMA is terminated by returning $\overline{\operatorname{DMA} / \overline{\operatorname{REC}}}$ to a HIGH level with the trailing edge of $Q$, the DMA device must get off the bus a hold-time after the trailing-edge of $E$ of the same cycle (BA = LOW). The MPU will start to come out of three-state at the end of the dead cycle. (Meanwhile, an external DMAVMA must be generated to eliminate the false memory access).

Cycle-stealing DMA is similarly available in the off-chip-clock version of the 6809 , with the exception that all control and timing occurs external to the chip. This circuitry must assure that the MPU is suspended with clock signals $\bar{E} \boldsymbol{\wedge} \bar{Q}$, while continuing to generate E and Q clocks for the system. Bus-multiplexing DMA requires external buffers from the MPU which are gated onto the system buses during a portion of the MPU cycle (usually during E). Buffers

### 2.4.1 (Continued)

from DMA devices are gated on the system buses during $\bar{E}$, thus allowing $50 \%$ of the bus bandwidth for DMA.
2.4.2 Dynamic Memory

Dynamic memory is usually considered to be a highpriority form of cycle-steal DMA. That is, the refresh controller (possibly a DMA chip) accesses either 64 (for 4 K RAM's) or 128 (for $16 \mathrm{~K}^{\prime s}$ ) consecutive locations within each 2 millisecond interval.

Another form of dynamic memory refresh is to guarantee a software access of the required number of consecutive locations every 2 milliseconds. This can be done by using a real-time clock to cause a FIRQ interrupt, then using 63 or 127 consecutive PAGE 2 pre-bytes followed by an RTI; this sequence is not interruptable (and must not be interruptable, if memory integrity is to be guaranteed).
2.4.3 Slow Devices

Various clock signals from the 6809 MPU allow for increasing memory timing parameters, including both access time and set-up time.

Access-time extension is provided by pulling the MREADY pin LOW in response to the leading-edge of

MOS BUS DMA SEQUENCE


Slow Menory


### 2.4.3 (Continued)

E. The memory-access will be extended, in integral multiples of the high-frequency clock, until some period (0-1 H.F. cycles) after the MR line is returned HIGH. Note that the MPU may only be held not-ready for 10 microseconds.

## Further-

more, the Memory Ready function actually changes the system E signal; devices which require a real-time clock must use a different clock source.

Address Set-up time can be easily increased from onequarter bus cycle to one-half bus cycle by forming a new $E^{\prime}$ signal, $E^{\prime}=E \wedge \bar{Q}$. Since this reduces $E^{\prime}$ up-time to one-quarter bus cycle, Memory Ready can be used to regain the minimum $E-t i m e$, or increase it, as necessary. It is also possible to use additional timing circuitry to apportion set-up and enable performance as desired.

### 2.4.4 Multi-Processors

Shared-bus multiprocessor systems must arbitrate between possibly multiple and simultaneous requests for memory access. Exactly one processor must then gain the (temporary) use of the bus; remaining processors are "held off" using the Memory Ready Control signal. Naturally, any processor can only be held

```
2.4.4 (Continued)
not-ready a maximum of 10 microseconds.
```

As each memory request is resolved, MREADY for that processor is brought $H I G H$, and that processor delivers the trailing edge of $E$ which completes the data transfer.

### 3.1 6809 PROGRAMMING MODEL

The 6809 contains four 8 -bit registers and five 16 -bit registers which are visible to the programmer:

$P C$


The Double-Accumulator $D$ consits of the two 8-bit accumulators concatenated $A: B$. The A-register is the MS byte of the pair while the $B-r e g i s t e r ~ i s ~ t h e ~ L S ~ b y t e . ~$
3.1.1 Accumulators ( $A, B \& D$ )

The $A$ and $B$ registers are general purpose accumulators used for arithmetic calculations and data manipulation. With the exception of $A B X$, DAA and 16 -bit operations, the two accumulators are completely interchangeable. In the catenated form the A-register is the MS byte of the pair thru forming the 16-bit Double Accumulator, or D-register.
3.1.2 Direct Page Register (DP )

The Direct Page register defines the $M S$ byte to be used in the direct mode of addressing; the DP is catenated with the byte following the directmode op code to form a 16 -bit effective address. The DP will be initialized to $\$ 00$ by $\overline{R E S E T}$ for 6800 compatibility.
3.1.3 Condition Code Register (CC)

The Condition code register defines the state of the processor flags at any given time. The bits in the CC are:

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $E$ | $F$ | $H$ | $I$ | $N$ | $Z$ | $V$ | $C$ |

Bit 5 and bits 3-0 are set as the result of instructions that manipulate data; for details, see condition code section for each instruction.

### 3.1.3.1 Bit 0 (C)

b0 is the Carry flag, and is usually generated by the binary carry from the MSB of the operation ( $A D C, A D D$ ) -- this is an unsigned overflow. However, $C$ is also used to represent a 'borrow' (a NOT-carry) to and from subtract-1ike instructions (CMP, NEG, SBC, SUB), and MUL uses C to represent b7 of the result for round-off purposes. Data-movement and logical operations do not affect $C$, while arithmetic operations set $C$, if appropriate.
3.1.3.2 Bit 1 (V)
b1 is the overflow flag, and is set by an operation which causes a two's-complement arithmetic overflow. The overflow is, of course, detected in an operation if the carry from the MSB in the binary ALU does not match the carry from the MSB-1. Loads, stores, and logical operations clear $V$, while arithmetic operations set $V$ if appropriate.

### 3.1.3.3 Bit $2(Z)$

b2 is the zero flag, and is set if the result of the previous operation was identically zero. Loads, stores, logical and arithmetic operations set $Z$ if appropriate.
3.1.3.4 Bit 3 (N)
b3 is the negative flag, which contains exactly the value of the MSB of the result of the preceeding operation. Thus, a negative two's complement result will leave N set. Loads, stores, logical and arithmetic operations all set $N$ if appropriate. If a two's complement overflow occurs, the sign of the result (and the $N-f 1 a g$ ) will be incorrect. For this reason two's complement branches use the expression ( $\mathrm{N} \oplus \mathrm{V}$ ) to obtain an always-valid sign result.

### 3.1.3.5 Bit $4(\mathrm{I})$

b4 is the $I R Q$ mask bit. The processor will not recognize interrupts from the IRQ line if this bit is Set. NMI, FIRQ, IRQ, RESET and SWI all Set I; SWI2 and SWI3 do not affect $I$.

### 3.1.3.6 Bit 5 (H)

b5 is the half-carry bit, and is used to indicate a carry from $b 3$ in the ALU as a result of an 8 -bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a (BCD) decimal add adjust operation. The state of the $H$ flag is undefined in all subtract-like instructions to allow for future expansion; software must not depend upon a particular state of the H flag after subtract operations.
b6 is the FIRQ mask bit. The processor will not recognize interrupts from the FIRQ line if this bit is set. NMI, FIRQ, SWI and RESET all Set F; IRQ, SWI2 and SWI3 do not affect $F$.

### 3.1.3.8 Bit 7 (E)

b7 is the entire flag, and indicates either the complete machine state (all the registers) or the subset state (PC and CC ) is being stacked. E is used by the RTI instruction to determine the extent of the unstacking, thus allowing some interrupt-handing routines which work with both fast and slow interrupts. FIRQ will clear E while IRQ, NMI, SWI, SWIZ, and SWI3 will set E before stacking. The E bit associated with the saved registers is in the E flag position in the CC of the stacked state; the E bit in the processor has little meaning.

### 3.1.3.9 Interrupt Effects on CC

After accepting an IRQ interrupt, the processor will set the E flag, save the entire machine state, then set the I mask bit to mask out the present and further IRQ interrupts. After clearing the original interrupt, the user may reset the I mask bit to allow multiple-level IRQ interrupts. The IRQ interrupt will not affect the $F$ mask bit, thus, in general a FIRQ may interrupt an IRQ handler. The machine state as it was before the interrupt will be recovered by the associated RTI.
3.1.3.9 (Continued)

After accepting a $F I R Q$ interrupt, the processor will clear the $E$ flag, save the subset machine state (return address and CC ), then set both the $I$ and $F$-bits to mask out the present FIRQ and further IRQ and FIRQ interrupts. After clearing the original interrupt, the user may reset the $I$ and $F$ bits to allow multiple-level interrupts. The $P C$ and $C C$ (including the previous state of the mask bits) will be recovered by the associated RTI.

### 3.1.4 Index Register ( $X, Y$ )

The index registers are used in indexed mode addressing. They provide a 16 -bit address to be added to an optional offset (of up to 16-bits) for indexed instructions; the result of the addition is the effective address of the instruction. For more details see the section on addressing modes. The $X$ and $Y$ registers are essentially equivalent in usage and support the same instructions. Because automatic pre-increment and postdecrement options are available on indexed-mode operations, these registers may be used to easily implement software stacks, queues, and buffers.
3.1.5 Stack Pointers (U, S )

The stack pointer registers contain addresses that point to the top of a push-down/pop-up stack. Data and machine state can be pushed onto the stack (stored at the next memory address to that "pointed" to by the $U$ or $S$ ) or pulled from the stack in a last-in first-out manner. Pushes decrement the stack pointer before the data is stored while pulls increment the stack pointer after the data is recovered; the stack pointers point at the last byte placed on the stack. The $S$ is used by the hardware to automatically store subset or entire machine states during subroutines and interrupts. The User Stack (U) is controlled exclusively by the programmer and can be used to pass arguments to and from subroutines. Both the $U$ and $S$ have the same indexed-mode addressing capabilities as

### 3.1.5 (Continued)

the $X$ and $Y$ index registers; the stack pointers are enhanced index registers (although the operation as LEA is slightly different on the stack registers). This allows the 6809 to be used efficiently as a stack processor, greatly enhancing its ability to support higher leve1 languages.

### 3.1.6 Program Counter (PC)

The PC is used by the hardware to point to the next instruction to be executed by the processor. Limited indexed-mode addressing is available on the PC (i.e., auto-increment/decrement is not available). For notational convenience the description of each instruction assumes that the program counter points one location past the last byte of the op code, as it would after decoding the instruction. As additional bytes are used by the instruction the PC always points to the next unused byte.

EXAMPLE: The branch instructions are available in either short or long forms; in general the short form takes a one-byte opcode, while the long form takes two bytes. After decoding the opcode, the PC points at either a one- (short branch) or twobyte (long) immediate value, which is taken into the machine for addition to the PC. If the branch is not taken, the addition never happens and the PC remains pointing to the next instruction. Indexedmode instructions also have variable length fields.

### 3.1.7 Stack Programming Techniques

Good programming practice indicates use of space in the hardware stack for temporary storage. The stack pointer is decremented by the amount of storage required (LEAS -TEMPS, S) making space for temporaries from $0, S$ through TEMPS-1,S. This technique is structured, position-independent, and allows recursion.

Global variables may be considered local to the highest-level routine, and allocated storage there. Unfortunately, access to these same variables requires different offset values depending upon subroutine depth, itself a dynamic parameter which may not be readily available. This problem can be solved by assigning one pointer to mark a location (TFR S,U) on the hardware stack. If this is done immediately prior to allocating global storage, all variables will be available at a constant, positively-offset location from the stack mark. Unstructured multi-level returns are also available; this feature may be useful for aborting the entire package and cleaning up the stack.

Because the hardware stack pointer may be preempted at any time by hardware interrupts, it is an extremely dangerous practice to utilize data referred to by negative offset with respect to the hardware stack pointer (SP).

### 3.2.1 Register Addressing Notation*

| Accumulator | ACCA or $A C C B \quad(A$ or $B)$ |
| :--- | :--- |
| Double Accumulator | $A C C A: A C C B$ or ACCD (D) |
| Index Register | $I X$ or IY $(X$ or $Y)$ |
| Stack Register | $S P$ or US (S or U) |
| Program Counter | $P C \quad(P C)$ |
| Direct Page Register | $D P R \quad(D P)$ |
| Condition Code Register | $C C R \quad(C C)$ |

3.2.2 Register Addressing Modes
3.2.2.1 Accumulator
3.2.2.2 Double-Accumulator
3.2.2.3 Inherent

* The longer-form notation (i.e., ACCA, ACCB, ACCD, IX, $I Y, S P, U S, P C, D P R, C C R)$ is used by this document to describe the CPU registers. The short-form notation (i.e., A, B, D, X, Y, S, U, PC, DP, CC) is used by the 6809 Assembler.


### 3.2.3 Memory Addressing Notation

() = The (8-Bit) data pointed to by the enclosed (16-Bit) address
$\mathrm{EA}=$ The Effective Address; a pointer into memory created as a result of an addressing mode.
$M=(E A)=$ the data in the address space ("MEMORY") pointed to by the effective address
MI = Memory Immediate Addressing; the data immediately following the last byte of the op code
dd = 8-Bit Offset (or a relative distance to a label which evaluates to 8 -bits)
DDDD $=16$-Bit Offset (or a relative distance to a label)
P = Inmediate, Direct, Indexed, Extended
Q = Accumulator, Direct, Indexed, Extended
YYYY = Offset such that $-64 \mathrm{~K} \leq Y Y Y Y \leq 64 K$
$Z Z=$ Any indexable register (IX,IY,SP, or US)
$\mathrm{XX}=8$-Bit hex value

* $\quad=\quad$ PC at start of present instruction
*' = Start of next instruction
IN = Indexed Addressing only.
\# = Immediate Addressing Byte(s) Follow(s)
\$ = Hex Value Follows
\% = Binary Value Follows
< = Before indexing: force one-byte offset form (for known forward reference)
= Before absolute address; force direct addressing (obtain warning if SETDP $\neq$ MS Byte value)
= Before indexing; force two-byte offset form
> = Before absolute address; force extended addressing.
= Indexing symbol
[] = Indirection
3.2.3 (Continued)

It is understood for convenience of description that the PC points one byte past the last byte of the instruction op code at the beginning of instruction execution.

* The assembler uses brackets "[]" to indicate indirection. This avoids evaluation confusion with parentheses "()" which are allowed in expressions.


### 3.2.4 Memory Addressing Modes

### 3.2.4.1 Inherent

Example: MUL
Inherent addressing includes those instructions which have no addressing options.
3.2.4.2 Accumulator

Example: CLRA
CLRB
Accumulator addressing includes those instructions which operate on an accumulator.
3.2.4.3 Immediate $\quad E A=P C$

Example: LDA \#CR
LDB \#7
LDA \# \$F0
LDB \#\%11110000
LDX \#\$8004
Immediate addressing refers to the location(s) following the last byte of the op code. This mode is used to hold a value which is known at assembly time and which will not be changed during program execution.
3.2.4.4 Absolute (Immediate Indirect)

Example: LDA \$8004
LDB CAT
Absolute addressing refers to an exact 16-bit location in the memory address space, and is especially useful for transactions with peripherals (I/0).

### 3.2.4.4 (Continued)

There are three program-selectable modes of absolute addressing, namely: Direct, Extended, and Extended Indirect. Certain instructions (SWI, SWI2, SWI3), and the interrupts, use an inherent absolute address to function similarly to Extended Indirect mode addressing. These instructions are said to have "Absolute Indirect" addressing.

```
3.2.4.4.1 Direct EA = DPR:(PC)
    LDA <CAT
    Direct addressing uses the immediate byte of
        the instruction as a one-byte pointer into a
        single 256-byte "page" of memory. (The term
        "page" refers to one of the 256 possible com-
        binations of the high-order address bits.) The
        particular page in use is fixed by loading the
        Direct Page Register with the desired high-order
        byte (by transferring from or exchanging with
        another register.) Thus, the effective address
        consists of a high-order byte (from the Direct
        Page Register) catenated with a low-order byte
        (from the instruction).
```

This mode may allow economies of both program space and excution time as compared to other absolute or indexed modes.
3.2.4.4.2 Extended $E A=(P C):(P C+1)$
Example: LDA $>C A T$
Extended addressing uses a 16 -bit immediate
value (and thus contained in the two bytes
following the last byte of the op code) as the
exact memory address value.
3.2.4.4.3 Extended Indirect $E A=((P C):(P C+1))$
Example: LDA [\$F000]
Extended indirect addressing uses a 16-bit
immediate value as an absolute address from
which to recover the effective address.

### 3.2.4.4.3 (Continued)

This mode is inherently used by interrupts to vector to the handing routine; and may be used to create vector tables in a customized system which allow the use of standard software packages.

Although Extended Indirect is a logical extension of Extended addressing, this mode is implemented using an encoding of the postbyte under the indexed addressing group.
3.2.4.5 Register

Example: TFR X,Y
Register addressing refers to the selection of various on-board registers.
3.2.4.6 Indexed (Register Indirect)

The 6809 includes extremely powerful indexing capabilities. There are five indexable registers ( $X, Y, S, U$, and $P C$ ) with many options (constantoffset, accumulator offset using $A, B$, or $D$, auto-increment or -decrement, and indirection). These options are selected by complex coding of the first byte after the op code byte(s) of indexed-mode instructions. Most 6800 indexedmode instructions will map into an equivalent two bytes on the 6809.

### 3.2.4.6.1 Constant-Offset Indexed

Examples: LDA ,X
LDB $0, Y$
LDX $64000, \mathrm{~S}$
LDY -64000,U
LDA 17,PC
LDA THERE,PCR

Constant-offset indexing uses an optional two's complement offset contained in either the post byte of the instruction as a bit-field or as an immediate value. This offset may be an absolute quantity, a symbol, or an expression and may range from zero to a 16 -bit binary value which may be specified either positive or negative with an absolute value less or equal to $2^{16}$. The offset value is temporarily added to the pointer value from the selected register ( $X, Y, U, S$, or $P C$ ); the result is the effective address which points into memory.

A number of hardware modes are available to reduce the number of instruction bytes for various options. The majority of 6800 indexedmode instructions will still need only two bytes on the 6809.

The notation THERE, PCR causes the assembler to compute the relative distance between the location of the symbol THERE elsewhere in the program, and the present value of the program
3.2.4.6.1 (Continued)
counter. The computed value is used as an immediate value in the instruction, indexed from the program-counter. This notation is painlessly position-independent.

Because a 16-bit offset is allowed, the (necessarily absolute) address of the indexable data may be carried as a constant value in the indexing instructions. This would allow the "index register" to be simultaneously used for indexing and counting using LEA.

* With exceptions for 6800 compatibility, the 6809 assembly language uses a comma (,) to indicate a single level of indexed indirection. That is, LDX, $Y$ should be interpreted as: $X \nleftarrow(Y):(Y+1)$ while LDX Y could be: $X \leftarrow Y$. This symbology allows the programmer access to a large number of language-compatible macros, and forces the addressing symbology to be apparent for many different instructions. The instructions PSH, PUL, TFR, and EXG are also exceptions.
3.2.4.6.2 Constant-Offset Indexed Indirect

Examples: LDA [,X]*
LDB $[\emptyset, Y]$
LDX [64000,S]
LDY [-64000, U]
LDA [17,PC]
LDA [THERE,PCR]

* Brackets indicate indirection to the assembler.


### 3.2.4.6.2 (Continued)

Constant-offset indexed indirect addressing functions in two stages (like all indirects). First an indexed address is formed by temporarily adding the offset-value contained in the addressing byte(s) to the value from the selected pointer register ( $X, Y, S, U$, or $P C$ ). Second, this address is used to recover a two-byte absolute pointer which is used as the "effective address."

This mode allows the programmer to use a "table of pointers" data structure, or to do I/O through absolute values stored on the stack.
3.2.4.6.3 Accumulator Indexed

Examples: LDA A,X
LDA B,Y
LDA D,U
Accumulator-indexed addressing uses an accumulator ( $A, B$, or $D$ ) as a two's complement offset which is temporarily added to the value from the selected pointer register ( $X, Y, S$, or $U$ ) to form the effective address.
3.2.4.6.4 Accumulator Indexed Indirect

Examples: LDA $[A, X]$
LDA $[B, Y]$
LDA [D,U]

Accumulator-indexed indirect addressing uses an accumulator ( $A, B, o r D$ ) as a two's complement

### 3.2.4.6.4 (Continued)

offset which is temporarily added to the value from the selected pointer register ( $\mathrm{X}, \mathrm{Y}, \mathrm{S}$, or U ). The resulting pointer is then used to recover another pointer from memory (thus, the indirect designation) which is then used as the effective address.
3.2.4.6.5 Auto-Increment

Examples: LDA , $\mathrm{X}+$ LDX , $\mathrm{X}^{++}$
LDA , $\mathrm{Y}+\mathrm{LDX}, \mathrm{Y}++$

LDA , $\mathrm{S}+\mathrm{LDX}, \mathrm{U}++$
LDA ,U+ LDX , $\mathrm{S}++$
Auto-increment addressing uses the value in the selected pointer register ( $X, Y, S$, or $U$ ) to address a one-or two-byte value in memory. The register is then incremented by one (single + ) or two (two +'s). No offset is permitted.
3.2.4.6.6 Auto-Increment Indirect

Examples: LDA $[, \mathrm{X}++]$
LDB $\quad[, \mathrm{Y}++]$
LDD $\quad[, S++]$
LDX $\quad[, \mathrm{U}++]$
Auto-increment indirect addressing uses the value in the selected pointer register ( $X, Y, S$, or $U$ ) to recover an address value from memory. This value is used as the effective address. The register is then incremented by two (++); the indirected increment by one is illegal. No offset is permitted.

### 3.2.4.6.7 Auto-Decrement

| Examples: | LDA | ,-X | LDX | ,--X |
| :--- | :--- | :--- | :--- | :--- |
|  | LDA | ,-Y | LDX | ,--Y |
|  | LDA | ,-U | LDX | ,--U |
|  | LDA | ,-S | LDX | ,--S |

Auto-decrement addressing first decrements the selected pointer register ( $X, Y, S$, or $U$ ) by one (-) or two (--) as selected by the user. The resulting value is then used as the effective address. No offset is permitted.
3.2.4.6.8 Auto-Decrement Indirect

Examples: LDA [,-X]
$\operatorname{LDB} \quad[,--Y]$
LDD [,--U]
LDX [,--S]
Auto-decrement indirect addressing first decrements the selected pointer register by two (--). Auto-decrement by one indirect is prohibited in the assembly language. The resulting value is used to recover a pointer value from memory; this value is used as the effective address. No offset is permitted.

### 3.2.4.7 Relative

Example: BRA POLE
(Short) Relative addressing adds the value of the immediate byte of the instruction (an 8-bit two's complement value) to the value of the program counter to produce an absolute address. This addressing mode is always position-independent.

Example: LBRA CAT
Long Relative addressing adds the value of the immediate bytes of the instructions (a 16-bit two's complement value) to the value of the program counter to produce an absolute address. This addressing mode is always position-independent.

### 3.3 INSTRUCTION SET

3.3.1 Operation Notation

$$
\begin{aligned}
& \leftarrow=\text { is Transferred to } \\
& \Lambda=\text { Boolean AND } \\
& V=\text { Boolean OR } \\
& \theta=\text { Boolean EXCLUSIVE-OR } \\
& -=\text { (overline) = Boolean NOT } \\
& :=\text { Concatenation }
\end{aligned}
$$

### 3.3.2 Register Notation

| ACCA $=A$ | Accumulator A |
| :---: | :---: |
| $A C C B=B$ | Accumulator B |
| ACCX $=$ | Either ACCA or ACCB |
| ACCA:ACCB $=$ D $=$ | Double Accumulator |
| IX $=X$ | Index Register $X$ |
| IY | Index Register Y |
| $S P=S$ | Hardware Stack Pointer |
| $U S=U$ | User Stack Pointer |
| DPR $=$ DP | Direct Page Register |
| $C C R=C C$ | Condition Code Register |
| PC $=$ | Program Counter |
| $\mathrm{R}=$ | A Register before the operation; $A, B, D, X, Y, U, S, P C, D P$ or CC (usually, only a subset of registers is legal, these are specified by "Register Addressing Mode" in the individual instructions) |
| $\mathrm{R}^{\prime}=$ | A Register after the operation |
| ALL $=$ | All Registers; i.e., A, B, D, X,Y,U,S,PC,DP \& CC |
| ZZ = | A Pointer Register; i.e., $X, Y, U, S$ |
| MSB $=$ | Most-Significant BIT |
| MS BYTE = | Most-Significant BYTE |
| LS BYTE | Least-Significant BYTE |
| IXH | MS Byte of Index $X$ |
| IXL $=$ | LS Byte of Index $X$ |

SOURCE FORM: ABX

OPERATION: $I X^{\prime}+I X+A C C B$

CONDITION CODES: Not Affected

DESCRIPTION:
Add the 8 -bit unsigned value in Accumulator $B$ into the $X$ index register.

ADDRESSING MODE: Inherent

SOURCE FORMS: ADCA P; ADCB P

OPERATION: $R^{\prime} \leftarrow R+M+C$

CONDITION CODES:
H: Set IFF the operation caused a carry from bit 3 in the ALU
$N: \quad$ Set IFF bit 7 of the result is Set.
Z: Set IFF all bits of the result are Clear
V. Set IFF the operation caused an 8-bit two's complement arithmetic overflow.

C: Set IFF the operation caused a carry from bit 7 in the ALU

DESCRIPTION:
Adds the contents of the carry flag and the memory byte into an 8-bit register.

REGISTER ADDRESSING MODE: Accumulator

MEMORY ADDRESSING MODES: Immediate
Direct
Indexed
Extended

SOURCE FORMS: ADDA P; ADDB P

OPERATION: $R^{\prime}+R+M$

CONDITION CODES:
H: Set IFF the operation caused a carry from bit 3 in the ALU
$N: \quad$ Set IFF bit 7 of the result is set
Z: Set IFF all bits of the result are clear
V: Set IFF the operation caused an 8-bit two's complement arithmetic overflow.

C: Set IFF the operation caused a carry from bit 7 in the ALU

DESCRIPTION:
Adds the memory byte into an 8-bit register.

REGISTER ADDRESSING MODE: Accumulator

MEMORY ADDRESSING MODES: Immediate
Direct
Indexed
Extended

SOURCE FORM: ADDD P

OPERATION: $R^{\prime} \leftarrow R+M: M+1$

CONDITION CODES:
H: Not Affected
N: Set IFF bit 15 of the result if Set
$Z: \quad S e t$ IfF all bits of the result are Clear
V: Set IFF there was a 16 -bit two's complement arithmetic overflow

C: Set IFF the operation on the MS Byte caused a carry from bit 7 in the ALU.

DESCRIPTION:

Adds the 16 -bit memory value into the 16 -bit accumulator.

REGISTER ADDRESSING MODE: Double Accumulator

MEMORY ADDRESSING MODES: Immediate
Direct
Indexed
Extended

OPERATION: $R^{\prime} \leftarrow R \Lambda M$

CONDITION CODES:
H: Not Affected
N: Set IFF bit 7 of result is Set
$Z$ : Set IFF all bits of result are Clear
V: Cleared
C: Not Affected

DESCRIPTION:
Performs the logical "AND" operation between the contents of ACCX and the contents of $M$ and the result is stored in ACCX.

REGISTER ADDRESSING MODE: Accumulator

MEMORY ADDRESSING MODES: Immediate

Performs a logical "AND" between the CCR and the MI byte and places the result in the CCR.

REGISTER ADDRESSING MODES: CCR

MEMORY ADDRESSING MODE: Memory Immediate

SOURCE FORM: ASL Q

OPERATION:


CONDITION CODES:
H: Undefined
N: Set IFF bit 7 of the result is Set
Z: Set IFF all bits of the result are Clear
$V$ : Loaded with the result of $\left(b_{7} \otimes b_{6}\right)$ of the original operand.
C: Loaded with bit 7 of the original operand.

## DESCRIPTION:

Shifts all bits of the operand one place to the left.
Bit 0 is loaded with a zero. Bit 7 of the operand
is shifted into the carry flag.

ADDRESSING MODES: Accumulator
Direct
Indexed
Extended

SOURCE FORM: ASR Q

OPERATION:
$b_{7} \quad b_{0}$
$C^{\prime} \leftarrow b_{0}, b_{6}{ }^{\prime} \ldots b_{0}^{\prime} \leftarrow b_{7} \ldots b_{1}, b_{7}^{\prime} \leftarrow b_{7}$

CONDITION CODES:
H: Undefined
N: Set IFF bit 7 of the result is Set
$Z:$ Set IFF all bits of result are Clear
V: Not Affected
C: Loaded with bit 0 of the original operand.

DESCRIPTION:
Shifts all bits of the operand right one place.
Bit 7 is held constant. Bit 0 is shifted into the carry flag. The 6800/0V/02/03/08 processors do affect the V flag.

ADDRESSING MODES: Accumulator
Direct
Indexed
Extended

BCC
Branch on Carry Clear

SOURCE FORMS: BCC dd; LBCC DDDD

OPERATION: TEMP $~$ MI
IFF $C=0$ then $P C^{\prime} \leftarrow P C+T E M P$

CONDITION CODES: Not Affected

DESCRIPTION:
Tests the state of the $C$ bit and causes a branch if $C$ is clear.

MEMORY ADDRESSING MODE: Memory Immediate

EFFECTIVE ADDRESSING MODES: Relative
Long Relative

COMMENTS:
When used after a subtract or compare on unsigned binary values, this instruction could be called "branch if the register was higher or the same as the memory operand".

SOURCE FORMS: BCS dd; LBCS DDDD

OPERATION: TEMP $~+~ M I$
IFF $C=1$ then $P C^{\prime}+P C+T E M P$

CONDITION CODES: Not Affected

DESCRIPTION:
Tests the state of the $C$ bit and causes a branch if $C$ is set.

MEMORY ADDRESSING MODE: Memory Immediate

EFFECTIVE ADDRESSING MODES: Relative
Long Relative

COMMENTS:
When used after a subtract or compare on unsigned binary values, this instruction could be called "branch if the register was lower then the memory operand".

SOURCE FORMS: BEQ dd; LBEQ DDDD

OPERATION: TEMP $~$ MI
IFF $Z=1$ then $P C^{\prime} \leftarrow P C+T E M P$

CONDITION CODES: Not Affected

DESCRIPTION:
Tests the state of the $Z$ bit and causes a branch if the $Z$ bit is set.

MEMORY ADDRESSING MODE: Memory Immediate

EFFECTIVE ADDRESSING MODES: Relative
Long Relative

COMMENTS:
Used after a subtract or compare operation, this instruction will branch if the compared values - signed or unsigned were exactly the same.

SOURCE FORMS: BGE dd ; LBGE DDDD

OPERATION: TEMP $\leftarrow M I$
IFF $[N \oplus V]=0$ then $P C^{\prime}+P C+T E M P$

CONDITION CODES: Not affected

DESCRIPTION:
Causes a branch if $N$ and $V$ are either both set or both clear (i.e., branch if the sign of a valid two's complement result is - or would be - positive).

MEMORY ADDRESSING MODE: Memory Immediate

EFFECTIVE ADDRESSING MODES: Relative Long Relative

COMMENTS:
Used after a subtract or compare operation on two's complement values, this instruction will "branch if the register was greater than or equal to the memory operand."

SOURCE FORMS: BGT dd; LBGT DDDD

OPERATION: TEMP $~$ MI
IFF $Z \vee[N \oplus V]=0$ then $P C^{\prime} \leftarrow P C+T E M P$

CONDITION CODES: Not affected

DESCRIPTION:
Causes a branch if ( $N$ and $V$ are either both set or both clear) and $Z$ is clear. In other words, branch if the sign of a valid two's complement result is- or would be - positiv. and non-zero.

MEMORY ADDRESSING MODE: Memory Immediate

EFFECTIVE ADDRESSING MODES: Relative
Long Relative

## COMMENTS:

Used after a subtract or compare operation on two's complement values, this instruction will "branch.if the register was greater than the memory operand".

SOURCE FORMS: BHI dd; LBHI DDDD

OPERATION: TEMP $~$ MI
IFF $[C \vee Z]=0$ then $P C^{\prime} \leftarrow P C+T E M P$

CONDITION CODES: Not Affected

DESCRIPTION:
Causes a branch if the previous operation caused neither a carry nor a zero result.

MEMORY ADDRESSING MODE: Memory Immediate

EFFECTIVE ADDRESSING MODES: Relative Long Relative

COMMENTS:
Used after a subtract or compare operation on unsigned binary values this instruction will "branch if the register was higher than the memory operand." Not useful, in general after INC/DEC, LD/ST, TST/CLR/COM.

SOURCE FORM: BHS dd; LBHS DDDD

OPERATION: TEMP $\leftarrow M I$
IFF $C=0$ then $P C^{\prime} \leftarrow P C+M I$

CONDITION CODES: Not Affected

DESCRIPTION:
Tests the state of the $C$-bit and causes a branch if $C$ is clear.

MEMORY ADDRESSING MODE: Memory Immediate

EFFECTIVE ADDRESSING MODES: Relative Long Relative

COMMENTS:
When used after a subtract or compare on unsigned binary values, this instruction will "branch if register was higher than or same as the memory operand." This is a duplicate assembly-language mnemonic for the single machine instruction $B C C$. Not useful, in general, after INC/ DEC, LD/ST, TST/CLR/COM.

SOURCE FORM: BIT P

OPERATION: TEMP $\leftarrow R \Lambda M$

CONDITION CODES:
H: Not Affected
N: Set IFF bit 7 of the result is Set
Z: Set IFF all bits of the result are Clear
V: Cleared
C: Not Affected

DESCRIPTION:
Performs the logical "AND" of the contents of ACCX and the contents of $M$ and modifies condition codes accordingly.

The contents of ACCX or $M$ are not affected.

REGISTER ADDRESSING MODE: Accumulator

MEMORY ADDRESSING MODES: Immediate
Direct
Indexed
Extended

BLE

DESCRIPTION:
Causes a branch if the "Exclusive $O R$ " of the $N$ and $V$ bits is 1 or if $Z=1$. That is, branch if the sign of a valid two's complement result is - or would be - negative.

MEMORY ADDRESSING MODE: Memory Immediate

EFFECTIVE ADDRESSING MODES: Relative Long Relative

COMMENTS:
Used after a subtract or compare operation on two's complement values, this instruction will "branch if the register was less than or equal to the memory operand".

OPERATION: TEMP \& MI
IFF $C=1$ then $P C^{\prime}+P C+T E M P$

CONDITION CODES: Not affected

DESCRIPTION:
Tests the state of the $C$ bit and causes a branch if C is Set.

MEMORY ADDRESSING MODE: Memory Immediate

EFFECTIVE ADDRESSING MODES: Relative
Long Relative

## COMMENTS:

When used after a subtract or compare on unsigned binary values, this instruction will "branch if the register was lower" than the memory operand. Note that this is a duplicate assembly-language mnemonic for the single machine instruction BCS. Not useful, in general, after INC/DEC, LD/ST, TST/CLR/COM.

SOURCE FORM: BLS dd; LBLS DDDD

OPERATION: TEMP $~$ MI
$\operatorname{IFF}(C \vee Z)=1$ then $P C^{\prime}+P C+T E M P$

CONDITION CODES: Not affected

DESCRIPTION:
Causes a branch if the previous operation caused either a carry or a zero result.

MEMORY ADDRESSING MODE: Memory Immediate

EFFECTIVE ADDRESSING MODES: Relative Long Relative

COMMENTS:
Used after a subtract or compare operation on unsigned binary values, this instruction will "branch if the register was lower than or the same as the memory operand." Not useful, in general, after INC/DEC, LD/ST, TST/CLR/COM.

SOURCE FORMS: BLT dd; LBLT DDDD

OPERATION: TEMP * MI
IFF $[N \oplus V]=1$ then $P C^{\prime}+P C+T E M P$

CONDITION CODES: Not affected

DESCRIPTION:
Causes a branch if either, but not both, of the $N$ or $V$ bits is 'l.' That is, branch if the sign of a valid two's complement result is - or would - negative.

MEMORY ADDRESSING MODE: Memory Immediate

Effective AdDRESSING MODES: Relative Long Relative

COMMENTS:
Used after a subtract or compare operation on two's complement binary values, this instruction will "branch if the register was less than the memory operand."

SOURCE FORM: BMI dd; LBMI DDDD

OPERATION: TEMP $\leftarrow M I$
IFF $N=1$ then $P C^{\prime} \leftarrow P C+T E M P$

CONDITION CODES: Not affected

DESCRIPTION:
Tests the state of the $N$ bit and causes a branch if $N$ is set. That is, branch if the sign of the two's complement result is negative.

MEMORY ADDRESSING MODE: Memory Immediate

EFFECTIVE ADDRESSING MODES: Relative Long Relative

COMMENTS:
Used after an operation on two's complement binary values, this instruction will "branch if the (possibly invalid) result is minus."

```
BNE Branch Not Equal
```

SOURCE FORMS: BNE dd; LBNE DDDD
OPERATION: TEMP $~$ MI
IFF $Z=0$ then $P C^{\prime} * P C+T E M P$

CONDITION CODES: Not Affected

DESCRIPTION:
Tests the state of the $Z$ bit and causes a branch if the $Z$ bit is clear.

MEMORY ADDRESSING MODE: Memory Immediate

EFFECTIVE ADDRESSING MODES: Relative
Long Relative

COMMENTS:
Used after a subtract or compare operation on any binary values, this instruction will "branch if the register
is (or would be) not equal to the memory operand."

SOURCE FORM: BPL dd; LBPL DDDD

OPERATION: TEMP $\leftarrow M I$
IFF $N=0$ then $P C^{\prime}+P C+T E M P$

CONDITION CODES: Not affected

DESCRIPTION:
Tests the state of the $N$ bit and causes a branch if $N$ is clear. That is, branch if the sign of the two's complement result is positive.

MEMORY ADDRESSING MODE: Memory Immediate

EFFECTIVE ADDRESSING MODES: Relative
Long Relative

COMMENTS:
Used after an operation on two's complement binary values, this instruction will "branch if the possibly invalid result is positive."

SOURCE FORMS: BRA dd; LBRA DDDD

OPERATION: TEMP + MI

$$
P C^{\prime} \leftarrow P C+T E M P
$$

CONDITION CODES: Not Affected

DESCRIPTION:
Causes an unconditional branch.

MEMORY ADDRESSING MODE: Memory Immediate

EFFECTIVE ADDRESSING MODES: Relative Long Relative

SOURCE FORM: BRN dd; LBRN DDDD

OPERATION: TEMP $~ \& ~ M I$

CONDITION CODES: Not affected

## DESCRIPTION:

Does not cause a branch. This instruction is essentially a NO-OP, but has a bit pattern logically related to BRA.

MEMORY ADDRESSING MODE: Memory Immediate

EFFECTIVE ADDRESSING MODES: Relative Long Relative

SOURCE FORM: BSR dd; LBSR DDDD

OPERATION: TEMP $\leftarrow M I$

$$
S P^{\prime} \leftarrow S P-1,(S P) \leftarrow P C L
$$

$$
S P^{\prime} \leftarrow S P-1,(S P) \leftarrow P C H
$$

$$
P C^{\prime} \leftarrow P C+T E M P
$$

CONDITION CODES: Not affected

## DESCRIPTION:

The program counter is pushed onto the stack. The program counter is then loaded with the sum of the program counter and the memory immediate offset.

MEMORY ADDRESSING MODE: Memory Immediate

EFFECTIVE ADDRESSING MODES: Relative Long Relative

BVC
Branch on Overflow Clear

SOURCE FORM: BVC dd; LBVC DDDD

OPERATION: TEMP $~$ MI
IFF $V=0$ then $P C^{\prime}+P C+T E M P$

CONDITION CODES: Not Affected

DESCRIPTION:
Tests the state of the $V$ bit and causes a branch if the $V$ bit is clear. That is, branch if the two's complement result was valid.

MEMORY ADDRESSING MODE: Memory Immediate

EFFECTIVE ADDRESSING MODES: Relative Long Relative

COMMENTS:
Used after an operation on two's complement binary values, this instruciton will "branch if there was no overflow".

SOURCE FORM: BVS dd; LBVS DDDD

OPERATION: TEMP $\leftarrow M I$
IFF $V=1$ then $P C^{\prime} \leqslant P C+T E M P$

CONDITION CODES: Not affected

DESCRIPTION:
Tests the state of the $V$ bit and causes a branch if the $V$ bit is set. That is, branch if the two's complement result was invalid.

MEMORY ADDRESSING MODE: Memory Immediate

EFFECTIVE ADDRESSING MODES: Relative
Long Relative

COMMENTS:
Used after an operation on two's complement binary values, this instruction will "branch if there was an overflow." This instruction is also used after ASL or LSL to detect binary floating-point normalization.

CLR
Clear

SOURCE FORM: CLR Q

OPERATION: TEMP $\leftarrow M$

$$
M \leftarrow 0_{16}
$$

CONDITION CODES:
H: Not affected
N: Cleared
Z: Set
V: Cleared
C: Cleared

DESCRIPTION:
ACCX or $M$ is loaded with 00000000 . The $C-f l a g$ is cleared for 6800 compatibility.

ADDRESSING MODES: Accumulator
Direct
Indexed
Extended

SOURCE FORM: CMPA P; CMPB P

OPERATION: TEMP $\leftarrow R-M$ [i.e., TEMP $\leftarrow R+\bar{M}+1]$

CONDITION CODES:
H: Undefined
N: Set IFF bit 7 of the result is Set.
Z: Set IFF all bits of the result are Clear.
V: Set IFF the operation caused an 8-bit two's complement overflow
C: Set IFF the subtraction did not cause a carry from bit 7 in the ALU

DESCRIPTION:
Compares the contents of $M$ from the contents of the specified register and sets appropriate condition codes. Neither $M$ nor $R$ is modified. The $C$ flag represents a borrow and is set inverse to the resulting binary carry.

REGISTER ADDRESSING: Accumulator

MEMORY ADDRESSING: Immediate Direct

Indexed
Extended

FLAG RESULTS:

$$
\begin{aligned}
(N \oplus V) & =1 R \cdot L T \cdot M \text { (2's comp) } \\
C & =1 R \cdot L O \cdot M \text { (unsigned) } \\
Z & =1 R \cdot E Q \cdot M
\end{aligned}
$$

SOURCE FORMS: CMPD P; CMPX P, CMPY P; CMPU P; CMPS P

OPERATION: TEMP $~ R-M: M+1$ [i.e., TEMP $\& R+\overline{M: M+1}+1]$

CONDITION CODES:
H: Unaffected
$N: \quad$ Set IfF bit 15 of the result is Set
$Z:$ Set IFF all bits of the result are Clear.
V: Set IFF the operation caused a l6-bit two's complement overflow
C: Set IFF the operation on the MS byte did not cause a carry from bit 7 in the ALU

DESCRIPTION:
Compares the $16-b i t$ contents of $\mathrm{M}: \mathrm{M}+1$ from the contents of the specified register and sets appropriate condition codes. Neither R nor $\mathrm{M}: \mathrm{M}+1$ is modified. The C flag represents a borrow and is set inverse to the resulting binary carry.

REGISTER ADDRESSING: Double Accumulator
Pointer (X, Y, S, or U)

MEMORY ADDRESSING: Immediate
Direct
Indexed
Extended

FLAG RESULTS:
$(N \oplus V)=1 \quad R . L T . M$ (2's comp)
$C=1$ R.LO. M (unsigned)
$Z=1$ R.EQ. M

DESCRIPTION:
Replaces the contents of $M$ or ACCX with its one's complement (also called the logical complement).

The carry flag is set for 6800 compatibility.

MEMORY ADDRESSING MODES: Accumulator

COMMENTS :
When operating on unsigned values, only BEQ and BNE branches can be expected to behave properly. When operating on two's complement values, all signed branches are available.

SOURCE FORM: CWAI \#\$XX

| $E$ | $F$ | $H$ | $I$ | $N$ | $Z$ | $V$ | $C$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

OPERATION: CCR $~ C C R ~ \Lambda M I$ (Possibly clear masks)
Set $E$ (entire state saved)
$S P^{1}+S P-1,(S P)+P C L$
$S P^{1}+S P-1,(S P)+P C H$
$S P^{\prime} \leftarrow S P-1,(S P)+U S L$
$S P^{\prime}+S P-1,(S P)+U S H$
$S P^{\prime}+S P-1,(S P)+I Y L$
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I Y H$
$S P^{\prime}+S P-1,(S P)+I X L$
$S P^{\prime}+S P-1,(S P)+I X H$
$S P^{\prime}+S P-1,(S P)+D P R$
$S P^{\prime}+S P-1,(S P)+A C C B$
$S P^{\prime}+S P-1,(S P)+A C C A$
$S P^{\prime}+5 P-1,(S P)+C C R$
CONDITION CODES: Possibly Cleared by the immediate byte.

DESCRIPTION:
The CWAI instruction ANDs an immediate byte with the condition sode register which may clear interrupt mask bit(s), stacks the entire machine state on the hardware stack then looks for an interrupt. When a (non-masked) interrupt occurs, no further machine state will be saved before vectoring to the interrupt handing routine. This instruction replaced the 6800 's CLI WAI sequence, but does not tri-state the buses.
ADDRESSING MODE: Memory Immediate

## COMMENTS:

An FIRQ interrupt may enter its interrupt handler with its entire machine state saved. The RTI will automatically return the entire machine state after testing the $E$ bit of the recovered CCR.

SOURCE FORM: DAA

OPERATION: ACCA' + ACCA + CF(MSN):CF(LSN)
where CF is a Correction Factor, as follows:
The C.F. for each nybble (BCD digit) is determined separately, and is either 6 or 0 .
Least Significant Nybble

$$
\begin{array}{rl}
C F(L S N)=6 & I F F \\
\text { or } 2) & H=1 \\
L S N>9
\end{array}
$$

Most Significant Nybble

$$
C F(M S N)=6 \text { IFF 1) } C=1
$$

or 2) MSN > 9
or 3$) \mathrm{MSN}>8$ and $L S N>9$

CONDITION CODES:
H: Not affected
$N$ : Set IFF MSB of result is Set
$Z: S e t$ IFF all bits of the result are Clear
V: Not defined.
$C$ : Set if the operation caused a carry from bit 7 in the ALU, or if the carry flag was Set before the operation.

DESCRIPTION:
The sequence of a single-byte add instruction on ACCA (either ADDA or ADCA) and a following DAA instruction results in a $B C D$ addition with appropriate carry flag. Both values to be added must be in proper $B C D$ form (each nybble such that: $0 \leq n y b b l e \leq 9)$. Multiple-precision additions must add the carry generated by this $D A$ into the next higher digit during the add operation immediately prior to the next DA.

ADDRESSING MODE: ACCA

SOURCE FORM: DEC Q

OPERATION: $M^{\prime}+M-1 \quad\left[i . e ., M^{\prime}+M+F_{16}\right]$

CONDITION CODES:
H: Not affected
N: Set IFF bit 7 of result is Set
Z: Set IFF all bits of result areclear
V: Set IFF the original operand was 10000000
C: Not affected

DESCRIPTION:
Subtract one from the operand. The carry flag
is not affected, thus allowing DEC to be a loopcounter in multiple-precision computations.

MEMORY ADDRESSING MODES: Accumulator
Direct
Indexed
Extended

COMMENTS:
When operating on unsigned values only BEQ and BNE branches can be expected to behave consistently. When operating on two's complement values, all signed branches are available.

SOURCE FORMS: EORA P; EORB P

OPERATION: $R^{\prime}+R \oplus M$

CONDITION CODES:
H: Not affected
N: Set IFF bit 7 of result is Set
Z: Set IFF all bits of result are Clear
V: Cleared
$C$ : Not affected

DESCRIPTION:
The contents of memory is exclusive - ORed into an 8-bit register.

REGISTER ADDRESSING MODES: Accumulator

MEMORY ADDRESSING MODES: Direct

SOURCE FORM: EXG RT, R2

OPERATION: R1 $\rightarrow$ R2

CONDITION CODES: Not affected (unless one of the registers is CCR)

DESCRIPTION:
Bits 3-0 of the immediate byte of the instruction define one register, while bits $7-4$ define the other, as follows:
$0000=A: B \quad 1000=A$
$0001=X \quad 1001=B$
$0010=Y \quad 1010=$ CCR
$0011=$ US $\quad 1011=$ DPR
$0100=$ SP $\quad 1100=$ Undefined
$0101=$ PC $1101=$ Undefined
$0110=$ Undefined $\quad 1110=$ Undefined
0111 = Undefined $1111=$ Undefined
Registers may only be exchanged with registers of like size; i.e., 8-bit with 8-bit, or 16 with 16.

ADDRESSING MODES: Inherent

SOURCE FORM: INC Q

OPERATION: $M^{\prime} \leftarrow M+1$

CONDITION CODE:
H: Not affected
$N$ : Set IFF bit 7 of the result is Set
Z: Set IFF all bits of the result are Clear
V: Set IFF the original operand was 01111111.
$C$ : Not affected

DESCRIPTION:
Add one to the operand. The carry flag is not affected, thus allowing INC to be used as a loop-counter in multiple-precision computations.
MEMORY ADDRESSING MODES: Accumulator
Direct
Indexed
Extended

COMMENTS:
When operating on unsigned values, only the $B E Q$ and $B N E$ branches can be expected to behave consistently. When operating on two's complement values, all signed branches are correctly available.

SOURCE FORM: JMP

OPERATION: $\mathrm{PC}^{\prime} \leftarrow E A$

CONDITION CODES: Not affected

## DESCRIPTION:

Program control is transferred to the location equivalent to the effective address.

ADDRESSING MODES: Direct
Indexed
Extended

OPERATION: $S P^{\prime}+S P-1, \quad(S P) \leftarrow P C L$
$S P^{\prime} \leftarrow S P-1, \quad(S P) \leftarrow P C H$
$P C^{\prime} \leftarrow E A$

Condition Codes Not affected

DESCRIPTION:
Program control is transferred to the Effective Address after storing the return address on the hardware stack.

ADDRESSING MODES: Direct
Indexed
Extended

SOURCE FORMS: LDA P; LDB P

OPERATION: $R^{\prime}+M$

CONDITION CODES:
H: Not affected
N: Set IFF bit 7 of loaded data is Set
Z: Set IFF all bits of loaded data are Clear
V: Cleared
$C$ : Not affected

DESCRIPTION:
Load the contents of the addressed memory into the register.

REGISTER ADDRESSING MODE: Accumulator

MEMORY ADDRESSING MODES: Immediate
Direct
Indexed
Extended

```
SOURCE FORM: LDD P; LDX P; LDY P; LDS P; LDU P
```

OPEATION: $R^{\prime} \leftarrow M: M+1$

CONDITION CODES:
H: Not affected
N: Set IFF bit 15 of loaded data is Set
Z: Set IFF all bits of loaded data are Clear
V: Cleared
$C$ : Not affected

## DESCRIPTION:

Load the contents of the addressed memory (two consecutive memory locations) into the 16 -bit register.

REGISTER ADDRESSING MODES: Double Accumulator Pointer ( $X, Y, S$, or $U$ )

MEMORY ADDRESSING MODES: Immediate Direct
Indexed
Extended

SOURCE FORM: LEAX, LEAY, LEAS, LEAU

OPERATION: $R^{\prime} \leftarrow E A$

CONDITION CODES:
H: Not affected
N: Not affected
Z: LEAX, LEAY: Set IFF all bits of the result are Clear. LEAS, LEAU: Not affected

V: Not affected
$C:$ Not affected

DESCRIPTION:
Form the effective address to data using the memory addressing mode. Load that address, not the data itself, into the pointer register.

LEAX and LEAY affect $Z$ to allow use as counters and for 6800 INX/DEX compatibility. LEAU and LEAS do not affect $Z$ to allow for cleaning up the stack while returning $Z$ as a parameter to a calling routine, and for 6800 INS/DES compatibility.

REGISTER ADDRESSING MODE: Pointer (X, Y, S, or U)

MEMORY ADDRESSING MODE: Indexed

SOURCE FORM: LSL Q

OPERATION:

$$
\begin{aligned}
\square \mathrm{c}+ & \begin{array}{ll|l|l|l|}
\hline & b_{7} & b_{0} \\
& c^{\prime} \leftarrow b_{7}, b_{7}^{\prime} \ldots b_{1}^{\prime} \leftarrow b_{6} \ldots b_{0}, b_{0}^{\prime} \leftarrow 0
\end{array}
\end{aligned}
$$

CONDITION CODES:
H: Undefined
$N$ : Set IFF bit 7 of the result is Set
$Z$ : Set IFF all bits of the result are Clear
$V$ : Loaded with the result of $\left(b_{7} \oplus b_{6}\right)$ of the original operand.
C: Loaded with bit 7 of the original operand.

DESCRIPTION:
Shifts all bits of ACCX or $M$ one place to the left.
Bit 0 is loaded with a zero. Bit 7 of ACCX or Mis
shifted into the carry flag. This is a duplicate assembly-language mnemonic for the single machine instruction ASL.

ADDRESSING MODES: Accumulator
Direct
Indexed
Extended

SOURCE FORM: LSR Q

OPERATION:


CONDITION CODES:
H: Not affected
N: Cleared
Z: Set IFF all bits of the result are Clear
V: Not affected
$C$ : Loaded with bit 0 of the original operand

DESCRIPTION:
Performs a logical shift right on the operand. Shifts
a zero into bit 7 and bit 0 into the carry flag.
The 6800 processor also affects the $V$ flag.

ADDRESSING MODES: Accumulator
Direct
Indexed
Extended

Z: Set IFF all bits of the result are Clear
V: Not affected
C: Set IFF ACCB bit 7 of result is Set.

## DESCRIPTION:

Multiply the unsigned binary numbers in the accumulators and place the result in both accumulators. Unsigned multiply allows multiple - precision operations. The Carry flag allows rounding the $M S$ byte through the sequence: MUL, ADCA \#0.

SOURCE FORM: NEG Q

OPERATION: $M^{\prime} \leftarrow 0-M$ i.e., $M^{\prime} \leftarrow \bar{M}+1$

CONDITION CODES:
H: Undefined
N: Set IFF bit 7 of result is Set
Z: Set IFF all bits of result are Clear
V: Set IFF the original operand was 10000000
$C$ : Set IFF the operation did not cause a carry from bit 7 in the ALU.

DESCRIPTION:
Replaces the operand with its two's complement. The C-flag represents a borrow and is set inverse to the resulting binary carry. Note that $80_{16}$ is replaced by itself and only in this case is $V$ Set. The value $00_{16}$ is also replaced by itself, and only in this case is $C$ cleared.

ADDRESSING MODES: Accumulator
Direct
Indexed
Extended

FLAG RESULTS:

$$
\begin{aligned}
(N \oplus V) & =1 \text { if } \emptyset \cdot \text { LT. } M(2 ' s \text { comp) } \\
C & =1 \text { if } \emptyset \cdot \text { LO. M (unsigned) } \\
Z & =1 \text { if } \emptyset \cdot E Q . M
\end{aligned}
$$

SOURCE FORM: NOP

CONDITION CODES: Not affected

## DESCRIPTION:

This is a single-byte instruction that causes only the program counter to be incremented. No other registers or memory contents are affected.

## ADDRESSING MODES: Inherent

SOURCE FORMS: ORA P; ORB P

OPERATION: $R^{\prime} \leftarrow R \vee M$

CONDITION CODES:
$H$ : Not affected
N: Set IFF high order bit of result Set
Z: Set IFF all bits of result are Clear
V: Cleared
$C$ : Not affected

DESCRIPTION:
Performs an "Inclusive OR" operation between the contents of $A C C X$ and the contents of $M$ and the result is stored in ACCX.

REGISTER ADDRESS MODE: Accumulator

MEMORY ADDRESS MODES: Immediate Direct Indexed Extended

SOURCE FORM: ORCC \#XX

OPERATION: $R \leftrightarrow R \vee M I$

CONDITION CODES: CCR' $~ C C R$ v MI

DESCRIPTION:
Performs an "Inclusive OR" operation between the contents of CCR and the contents of MI, and the result is placed in CCR. This instruction may be used to Set interrrupt masks (disable interrupts) or any other flag(s).

REGISTER ADDRESSING MODE: CCR

MEMORY ADDRESSING MODE: Memory Immediate

SOURCE FORM: PSHS register list
PSHS \#Label


OPERATION:
IFF B7 of MI set, then: $S P^{\prime}+S P-1,(S P) \leftarrow P C L$
$S P^{\prime}+S P-1,(S P)+P C H$
IFF B6 of MI set, then; $S P^{\prime} \leftarrow S P-1,(S P) \leftarrow U S L$
$S P^{\prime}+S P-1,(S P)+U S H$
IFF B5 of MI set, then: $S P^{\prime}+S P-1,(S P)+I Y L$
$S P^{\prime}+S P-1,(S P) \leftarrow I Y H$
IFF B4 of MI set, then: $S P^{\prime}+S P-1,(S P)+I X L$
$S P^{\prime}+S P-1,(S P) \leftarrow I X H$
IFF B3 of MI set, then: $S P^{\prime}+S P-1,(S P) \leftarrow D P R$
IFF B2 of MI set, then: $S P^{\prime}+S P-1,(S P) \leftarrow A C C B$
IFF Bl of MI set, then: $S P^{\prime}+S P-1,(S P) \leftarrow A C C A$
IFF BO of MI set, then: $S P^{\prime} \leftarrow S P-1,(S P) \leftarrow C C R$

CONDITION CODES: Not affected

DESCRIPTION:
Any, all, any subset, or none of the MPU registers are pushed onto the hardware stack, (excepting only the hardware stack pointer itself).

MEMORY ADDRESSING MODE: Memory Immediate

SOURCE FORM: PSHU register list
PSHU \#LABEL


$$
\begin{aligned}
& \text { IFF B7 of MI set, then: US' \& US - } 1,(U S)+P C L \\
& U S^{\prime}+U S-1,(U S)+P C H \\
& \text { IFF B6 of MI set, then: US' } ~+U S-1,(U S) ~+S P L \\
& U S^{\prime}+U S-1,(U S)+S P H \\
& \text { IFF B5 of MI set, then: US' } ~ \& ~ U S ~-~ 1, ~(U S) ~ \& ~ I Y L ~ \\
& U S '+U S-1,(U S)+I Y H \\
& \text { IFF B4 of MI set, then: US' }{ }^{\prime} \text { US }-1,(U S) \leftarrow I X L \\
& U S^{\prime}+U S-1,(U S)+I X H \\
& \text { IFF B3 of MI set, then: US' } ~+U S-1,(U S) ~ \& D P R \\
& \text { IFF B2 of MI set, then: US' } ~ U S-1,(U S) ~ \& A C C B \\
& \text { IFF Bl of MI set, then: US' } 4 U S-1,(U S) \leftarrow A C C A \\
& \text { IFF BO of MI set, then: US' } ~ \& ~ U S ~-~(U S) ~ \& ~ C C R ~
\end{aligned}
$$

CONDITION CODES: Not affected

## DESCRIPTION:

Any, all, any subset, or none of the MPU registers are pushed onto the user stack (excepting only the user stack pointer itself).

MEMORY ADDRESSING MODE: Memory Immediate

SOURCE FORM: PULS register list PULS \#LABEL

OPERATION:


IFF $B 0$ of $M I$ set, then: $C C R^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1$
IFF Bl of MI set, then: $A C C A^{\prime}+(S P), S P r+S P+1$
IFF B2 of MI set, then: $A C C B^{\prime}+(S P), S P^{\prime}+S P+1$
IFF B3 of MI set, then: $D P R^{\prime}+(S P), S P^{\prime}+S P+1$
IFF B4 of Mi set, then: $I X H^{\prime} \leftarrow(S P), S P^{\prime}+S P+1$
$I X L^{\prime}+(S P), S P^{\prime}+S P+1$
IFF B5 of MI set, then: $I Y H^{\prime}+(S P), S P^{\prime} \leftarrow S P+1$ $I Y L^{\prime}+(S P), S P^{\prime}+S P+1$
IFF B6 of MI set, then: $U S H^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1$
$U S L^{\prime}+(S P), S P^{\prime} \leftarrow S P+1$
IFF $B 7$ of $M I$ set, then: $P C H^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1$
$P C L ' \leftarrow(S P), S P^{\prime} \leftarrow S P+1$

CONDITION CODES:
May be pulled from stack, otherwise unaffected.

DESCRIPTION:
Any, all, any subset, or none of the MPU regjsters are pulled from the hardware stack, (excepting only the hardware stack pointer itself). A single register may be "PULLED" with condition-flags set by loading auto-increment from stack (EX: LDA, S+).
MEMORY ADDRESSING MODE: Memory Immediate

SOURCE FORM: PULU register list
PULU \#LABEL


OPERATION:
pull order
IFF BO of MI set, then: $C C R^{\prime} \leftarrow(U S), U S^{\prime} \leftarrow U S+1$
IFF Bl of MI set, then: $A C C A^{\prime} \leftarrow(U S), U S^{\prime} \leftarrow U S+1$
IFF B2 of MI set, then: $A C C B^{\prime} \leftarrow(U S), U S^{\prime} \leftarrow U S+1$
IFF B3 of MI set, then: $D P R^{\prime} \leftarrow(U S), U S^{\prime} \leftarrow U S+1$
IFF B4 of MI set, then: $I X H^{\prime}+(U S), U S^{\prime} \leftarrow U S+1$
$I X L^{\prime}+(U S), U S^{\prime} \leftarrow U S+1$
IFF B5 of MI set, then: $I Y H^{\prime}+(U S), U S^{\prime} \leftarrow U S+1$
$I Y L^{\prime}+(U S), U S^{\prime}+U S+1$
IFF B6 of MI set, then: $S P H^{\prime}+(U S), U S^{\prime} \leftarrow U S+1$
$S P L^{\prime} \leftarrow(U S), U S^{\prime} \leftarrow U S+1$
IFF B7 of MI set, then: $P C H^{\prime} \leftarrow(U S), U S^{\prime} \leftarrow U S+1$
$P C L ' \leftarrow(U S), U S ' \leftarrow U S+1$
CONDITION CODES:
May be pulled from stack, otherwise unaffected.

DESCRIPTION:
Any all, any subset, or none of the MPU registers are pulled from the user stack (excepting only the user stack pointer itself). A single register may be "PULLED" with condition-flags set by doing an auto-increment load from the stack (EX: LDX, U++).
MEMORY ADDRESSING MODE: Memory Immediate

SOURCE FORM: ROL Q

OPERATION:


CONDITION CODES:
H: Not affected
$N$ : Set IfF bit 7 of the result is Set
$Z$ : Set IfF all bits of the result are Clear
$v$ : Loaded with the result of ( $b_{7} \oplus b_{6}$ ) of the orginal operand.
C: Loaded with bit 7 of the original operand

## DESCRIPTION:

Rotate all bits of the operand one place left through the carry flag; this is a nine-bit rotation.

ADDRESSING MODES: Accumulator
Direct
Indexed
Extended

SOURCE FORM: ROR Q

OPERATION:


CONDITION CODES:
H: Not affected
N: Set IFF bit 7 of result is Set
Z: Set IFF all bits of result are Clear
V: Not affected
$C$ : Loaded with bit 0 of the previous operand

DESCRIPTION:
Rotates all bits of the operand right one place through the carry flag; this is a nine-bit rotation. Phe 6800 processor also affects the $V$ flag.

ADDRESSING MODES: Accumulator
Direct
Indexed
Extended

SOURCE FORM: RTI

OPERATION: CCR' $\leftarrow(S P), S P^{\prime} \leftarrow S P+1$
IFF CCR bit $E$ is SET then: $A C C A\left(\leftarrow(S P), S P^{\prime}+S P+1\right.$

$$
A C C B^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1
$$

$$
D P R^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1
$$

$$
I X H^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1
$$

$$
I X L^{\prime}+(S P), S P^{\prime} \leftarrow S P+1
$$

$$
I Y H^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1
$$

$$
I Y L^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1
$$

$$
U S H^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1
$$

$$
U S L^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1
$$

$$
\mathrm{PCH}^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1
$$

$$
P C L^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1
$$

IFF CCR bit $E$ is CLEAR then:

$$
\begin{aligned}
& P C H^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1 \\
& P C L^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1
\end{aligned}
$$

CONDITION CODES: Recovered from stack

## DESCRIPTION:

The saved machine state is recovered from the hardware stack and control is returned to the interrupted program. If the recovered E bit is CLEAR, it indicates that only a subset of the machine state was saved (return address and condition codes) and only that subset is to be recovered.

ADDRESSING MODE: Inherent

OPERATION: $P C^{\prime}+(S P), S P^{\prime}+S P+1$

$$
P C L^{\prime}+(S P), S P^{\prime} \leftarrow S P+1
$$

CONDITION CODES: Not affected

DESCRIPTION:
Program control is returned from the subroutine to the calling program. The return address is pulled from the stack.

ADDRESSING MODE: Inherent

SOURCE FORMS: SBCA P; SBCB P

OPERATION: $R^{\prime} \leftarrow R-M-C \quad\left[i . e ., R^{\prime} \leftarrow R+\bar{M}+\bar{C}\right]$

CONDITION CODES:
H: Undefined
$N$ : Set IFF bit 7 of the result if Set
$Z$ : Set IFF all bits of the result are Clear
V: Set IFF the operation causes an 8-bit two's complement overflow
C: Set IFF the operation did not cause a carry from bit 7 in the ALU

DESCRIPTION:
Subtracts the contents of $M$ and the borrow (in the carry flag) from the contents of an 8 -bit register, and places the result in that register. The $C$ flag represents a borrow and is set inverse to the resulting binary carry.

REGISTER ADDRESSIN's MODE: Accumulator

MEMORY ADDRESSING MODES: Immediate

## SOURCE FORM: SEX

OPERATION: If bit 7 of $A C C B$ is set then $A C C A^{\prime} \leftarrow F_{16}$ else ACCA' $\leftarrow 00_{16}$

## CONDITION CODES:

H: Not affected
N: Set IFF the MSB of the result is Set
Z: Set IFF all bits of ACCD are Clear
V: Not affected
$C$ : Not affected

DESCRIPTION:
This instruction transforms a two's complement eight-bit value in ACCB into a two's complement sixteen-bit value in the double accumulator.

ADDRESSING: Inherent

SOURCE FORM: STA P; STB P

OPERATION: $M^{\prime} \leftarrow R$

CONDITION CODES:
H: Not affected
N: Set IFF bit 7 of stored data was Set
Z: Set IFF all bits of stored data are Clear
V: Cleared
C: Not affected

DESCRIPTION:
Writes the contents of an MPU register into a memory location.

REGISTER ADDRESSING MODES: Accumulator

MEMORY ADDRESSING MODES:
Direct
Indexed
Extended

SOURCE FORM: STD P; STX P; STY P; STS P; STU P

OPERATION: $\left.M^{\prime}: M+\right]^{\prime}+R$

CONDITION CODES:
H: Not affected
N: Set IFF bit 15 of stored data was Set
Z: Set IFF all bits of stored data are Clear.
V: Cleared
$C$ : Not affected

DESCRIPTION:
Write the 16 bit register into consecutive memory locations

REGISTER ADDRESSING MODES: Double Accumulator
Pointer (X, Y, S, or U)

MEMORY ADDRESSING MODES:

SOURCE FORMS: SUBA P; SUBB $P$

OPERATION: $R^{\prime} \leftarrow R-M\left[i . e ., R^{\prime} \leftarrow R+\bar{M}+1\right]$

CONDITION CODES:

## H: Undefined

N: Set IFF bit 7 of the result is Set
Z: Set IFF all bits of the result are Clear
V: Set IFF the operation caused an 8-bit two's complement overflow
$C$ : Set IFF the operation did not cause a carry from bit 7 in the ALU

## DESCRIPTION:

Subtracts the value in $M$ from the contents of an 8-bit register. The $C$ flag represents a borrow and is set inverse to the resulting binary carry.

REGISTER ADDRESSING MODE: Accumulator

FLAG RESULTS:
$(N \oplus V)=1$ if $R$.LT. M (2's comp) $C=1$ if $R$.LO. M (unsigned) $Z=1$ if R.EQ. $M$

MEMORY ADDRESSING MODES: Immediate

SOURCE FORM: SUBD P

OPERATION: $R^{\prime}+R-M: M+1 \quad\left[i . e ., R^{\prime}+R+\overline{M: M+1}+1\right]$

CONDITION CODES:
H: Unaffected
N: Set IFF bit 15 of result is Set
$Z:$ Set IFF all bits of result are Clear
V: Set Iff the operation caused a l6-bit two's complement overflow.
$C$ : Set IFF the operation on the MS byte did not cause a carry from bit 7 in the ALU

DESCRIPTION:
This information subtracts the value in $M: M+1$ from the $16-b i t$ accumulator. The $C$ flag represents a borrow and is set inverse to the resulting binary carry.

REGISTER ADDRESSING MODE: Double Accumulator

MEMORY ADDRESSING MODES: Immediate
Direct
Indexed
Extended
SUBTRACT SETS:

$$
\begin{aligned}
(N \oplus V) & =1 \text { if } R \text {.LT. M (2's comp) } \\
C & =1 \text { if R.LO. M (unsigned) } \\
Z & =1 \text { if } R \text {.EQ. } M
\end{aligned}
$$

SOURCE FORM: SWI

OPERATION: Set E (entire state will be saved)
$S P^{\prime}+S P-1,(S P) \leftarrow P C L$
$S P^{\prime}+S P-1,(S P) \leftarrow P C H$
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow U S L$
$S P^{\prime}+S P-1,(S P)+U S H$
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I Y L$
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I Y H$
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I X L$
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I X H$
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow D P R$
$S P^{\prime} \leftarrow S P-1,(S P)+A C C B$
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow A C C A$
$S P^{\prime}+S P-1,(S P)+C C R$
Set I, F (mask interrupts)
$P C^{\prime}+(F F F A):(F F F B)$
CONDITION CODES: Not affected

DESCRIPTION:
All of the MPU registers are pushed onto the hardware stack (excepting only the hardware stack pointer itself), and control is transferred through the SWI vector.

ADDRESSING MODE: Absolute Indirect

## SOURCE FORM: SWI2

$$
\begin{aligned}
\text { OPERATION: } & \text { Set } E(\text { entire } S t a t e ~ s a v e d) \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow P C L \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow P C H \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow U S L \\
& S P^{\prime}+S P-1,(S P) \leftarrow U S H \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I Y L \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I Y H \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I X L \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I X H \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow D P R \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow A C C B \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow A C C A \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow C C R \\
& P C^{\prime} \leftarrow(F F F 4):(F F F 5)
\end{aligned}
$$

CONDITION CODES: Not affected

DESCRIPTION:
All of the MPU registers are pushed onto the hardware stack (excepting only the hardware stack pointer itself), and control is transferred through the SWI2 vector. SWI2 is available to the end user and must not be used in packaged software.

ADDRESSING MODE: Absolute Indirect

SOURCE FORM: SWI3

$$
\text { OPERATION: } \begin{aligned}
& \text { Set } E(\text { entire } s t a t e \text { will be saved) } \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow P C L \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow P C H \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow U S L \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow U S H \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I Y L \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I Y H \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I X L \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I X H \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow D P R \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow A C C B \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow A C C A \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow C C R \\
& P C^{\prime} \leftarrow(F F F 2):(F F F 3)
\end{aligned}
$$

CONDITION CODES: Not affected

## DESCRIPTION:

All of the MPU registers are pushed onto the hardware stack (excepting only the hardware stack pointer itself), and control is transferred through the SWI 3 vector.

ADDRESSING MODE: Absolute Indirect

SOURCE FORM: SYNC

OPERATION: Stop processing instructions

CONDITION CODES: Unaffected
DESCRIPTION:
When a SYNC instruction is executed, the MPU enters a SYNCING state, stops processing instructions, and waits on an interrupt. When an interrupt occurs, the SYNCING state is cleared and processing continues. IF the interrupt is enabled, and the interrupt lasts 3 cycles or more, the processor will perform the interrupt routine. If the interrupt is masked or is shorter than 3 cycles long, the processor simply continues to the next instruction (without stacking registers). While SYNCING, the address and data buses are tri-state.

ADDRESSING MODES: Inherent

## COMMENTS:

This instruction provides software synchronization with a hardware process. Consider the high-speed acquisition of data:
STA , $X+$ PUT IN BUFFER
DECB COUNT IT, DONE?

BNE FAST GO AGAIN IF NOT.
2
The SYNCING state is cleared by any interrupt, and any enabled interrupt will probably destroy the transfer (this may be used to provide MPU response to an emergency condition).

The same connection used for interrupt-driven I/O service may thus be used for high-speed data transfers by setting the interrupt mask and using SYNC.

SOURCE FORM: TFR $R_{1}, R_{2}$
OPERATION: $R_{2} * R_{1}$

CONDITION CODES: Not affected (Unless $\left.R_{2}=C C R\right)$

DESCRIPTION:
Bits 7-4 of the immediate byte of the instruction define the source register, while bits 3-0 define the destination register, as follows:
$0000=A: B \quad 1000=A$
$0001=X \quad 1001=B$
$0010=Y \quad 1010=$ CCR
$0011=U S \quad 1011=$ DPR
$0100=$ SP $\quad 1100=$ Undefined
$0101=$ PC $1101=$ Undefined
$0110=$ Undefined $1110=$ Undefined
0111 = Undefined $1111=$ Undefined
Registers may only be transferred between registers of like size; i.e., 8-bit to 8-bit, and 16 to 16.

ADDRESSING MODES: Inherent

SOURCE FORM: TST Q

OPERATION: TEMP $\leftarrow M-0$

CONDITION CODES:
H: Not affected
$N$ : Set IFF bit 7 of the result is Set
$Z$ : Set IFF all bits of the result are Clear
V: Cleared
$C$ : Not affected

DESCRIPTION:
Set condition code flags $N$ and $Z$ according to the contents of $M$, and clear the $V$ flag. The 6800 processor clears the $C$ flag.

MEMORY ADDRESSING MODES: Accumulator
Direct
Indexed
Extended

COMMENTS:
The TST instruction provides only minimum information when testing unsigned values; since no unsigned value is less than zero, BLO and BLS have no utility. While BHI could be used after TST, it provides exactly the same control as BNE, which is preferred. The signed branches are available.

HARDWARE INSTRUCTION: FIRQ Fast Interrupt Request

OPERATION: IFF F bit CLEAR, then: $S P^{\prime} \leftarrow S P-1,(S P) \leftarrow P C L$
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow P C H$
Clear $E$ (subset state is saved)
$S P^{\prime}+S P-1,(S P) ~ \& C R$
Set $F, I$ (mask further interrupts)
$P C^{\prime} \leqslant(F F F 6):(F F F 7)$

CONDITION CODES: Not affected

## DESCRIPTION:

A low level on the $F I R Q$ input with the $F$ bit clear causes this interrupt sequence to occur at the end of the current instruction. The program counter and condition code register are pushed onto the hardware stack. Program control is transferred through the FIRQ vector. An RTI returns to the original task. It is possible to enter an FIRQ handler with the entire state saved if the FIRQ occurs after CWAI.

ADDRESSING MODE: Absolute Indirect

COMMENTS:
An IRQ interrupt, having lower priority then the FIRQ, is prevented from interrupting the FIRQ handiing routine by automatic setting of the $I$ flag. This mask bit could then be reset if priority was not desired. The FIRQ allows operations on memory, TST, INC, DEC, etc. without the overhead of saving the entire machine state on the stack.

HARDWARE INSTRUCTION: IRQ Interrupt Request

OPERATION: IFF I bit CLEAR, then: $S P^{\prime} \leftarrow S P-1,(S P) \leftarrow P C L$ $S P^{\prime}+S P-1,(S P) \leftarrow P^{\prime} C H$ $S P^{\prime}+S P-1,(S P) \leftarrow U S L$
$S P^{\prime}+S P-1,(S P) \leftarrow U S H$
$S P^{\prime}+S P-1,(S P) \leftarrow I Y L$
$S P^{\prime}+S P-1,(S P)+I Y H$
$S P^{\prime}+S P-1,(S P) \leftarrow I X L$
$S P^{\prime}+S P-1,(S P) \leftarrow I X H$
$S P^{\prime}+S P-1,(S P) \leftarrow D P R$
$S P^{\prime}+S P-1,(S P) \leftarrow A C C B$
$S P^{\prime}+S P-1,(S P)+A C C A$
Set $E$ (entire state saved)
$S P^{\prime}+S P-1,(S P)+C C R$
Set I (mask further IRQ, interrupts)
$P C^{\prime} \leftarrow(F F F 8):(F F F 9)$

CONDITION CODES: Not affected

DESCRIPTION:
If the IRQ mask bit I is clear, a low level on the IRQ input causes this interrupt sequence to occur at the end of the current instruction. Control is returned to the interrupted program via an RTI. An FIRO may interrupt an IRQ handing routine and be recognized anytime after the $I R Q$ vector is taken.

ADDRESSING MODE: Absolute Indirect

```
OPERATION: SP' & SP - 1, (SP) &PCL
    SP' & SP - 1, (SP) & PCH
    SP' & SP - 1, (SP) &USL
    SP' & SP - 1, (SP) & USH
    SP' & SP - I, (SP) & IYL
    SP' & SP - I, (SP) & IYH
    SP' & SP - 1, (SP) & IXL
    SP' & SP - 1, (SP) & IXH
    SP' & SP - 1, (SP) & DPR
    SP' & SP - 1, (SP) & ACCB
    SP' & SP - 1, (SP) & ACCA
    Set E (entire state save)
    SP' & SP - 1, (SP) & CCR
    SetI, F (mask interrupts)
    PC' & (FFFC):(FFFD)
```

CONDITION CODES: Not affected
DESCRIPTION:
A negative edge on the NMI input causes all of the MPU registers (except the hardware stack pointer SP) to be pushed onto the hardware stack, starting at the end of the current instruction. Program control is transferred through the NMI vector. Successive negative edges on the NMI input will cause successive NMI operations. The NMI operation is internally blocked by RESET, any NMI-edge will be latched, and the operation will occur after the first load into the stack pointer (LDS; TFR r,s; EXG r,s; etc.).

ADDRESSING MODE: Absolute Indirect

HARDWARE INSTRUCTION: RESTART

OPERATION: CCR' $+X 1 X 1 X X X X$
$D P R^{\prime} \leftarrow 0016$
$P C^{\prime} \leftarrow(F F F E):(F F F F)$

CONDITION CODES: Not affected

DESCRIPTION:
The MPU is initialized (required after power-on) to start program execution.

ADDRESSING MODE: Absolute Indirect

## 6809 STACKING ORDER



Figure 7: 6809 Push/Pull and Interrupt Stacking Order.

### 3.5 HARDWARE INCOMPATABILITIES WITH 6800/6801/6802

1. VMA is not used on the on-chip clock 6809; the processor sends $\mathrm{FFFF}_{16}$ and $\mathrm{R} / \mathrm{W}=1$ when no valid access is occurring. This dummy access can be differentiated from a valid RESET access by using the IACK signal.

Since the MREADY line is inhibited internally during dummy access cycles, a slow ROM located in high memory will not extend dummy cycles.
2. While 6800 required a DBE signal (Data Bus Enable and strobe), 6801/6802/6809 generate DBE internally.

### 3.6 SOFTWARE INCOMPATABILITIES WITH 6800/6801/6802

1. The new stacking order on the 6809 exchanges the order of ACCA and ACCB; this allows ACCA to stack as the MS byte of the pair.
2. The new stacking order on the 6809 invalidates previous 6800 code which displayed $X$ or $P C$ from the stack.
3. Additional stacking length on the 6809 stacks five more bytes for each NMI, IRQ, or SWI when compared to 6800/6801/6802.
4. The 6809 stack pointer points directly at the last item placed on the stack, instead of the location before the last item as in 6800/6801/6802. In general this is not a problem since the most-usual method of pointing at the stack in the $6800 / 6801 / 6802$ is to execute a TSX. The TSX increments the value during
the transfer, making $X$ point directly at the last item on the stack.

The stack pointer may thus be initialized one location higher on the 6809 than in the 6800/6801/6802; similarly, comparison values may need to be one location higher.

Any $6800 / 6801$ program which does all stack manipulation through $X$ (i.e., LDX \#CAT, TXS instead of LDS \#CAT) will have an exactly-correct stack translation when assembled for 6809.
5. Instruction timings in 6809 will, in general, be different from other 6800-family processors.
6. The 6809 uses the two high-order condition code register bits. Consequently, these will not, in general, appear as 1 's as on the $6800 / 6801 / 6802$.
7. The 6809 MUL instruction sets the Z-flag (if appropriate); the 6801 MUL does not.
8. The 6809 TST instruction does not affect the $Z$-flag, while 6800/6801/6802 TST does clear the C-flag.
9. The 6809 right shifts (ASR, LSR, ROR) do not affect $V$; the $6800 / 6801 / 6802$ shifts set $V=b_{7} \oplus b_{6}$.
10. The 6801 double-length shift instructions (ASLD, LSRD) are not exactly emulated by the $6800 / 6802 / 6809$ sequences ASLB, ROLA; and LSRA, ROLB. In particular, the $Z-f 1 a g$ represents only the last 8 -bit result, and not the 16 bit quantity.
11. The $6809 \mathrm{H}-\mathrm{flag}$ is not defined as having any particular state after subtract-like operations (CMP, NEG, SBC, SUB); the $6800 / 6801 / 6802$ clear the $H-f l a g$ under these conditions.
12. The 6800/6802 CPX instruction compared MS byte than LS byte; consequently only the $Z$-flag was set correctly for branching. The 6801/6809 instructions (CPX/CMPX) set all flags correctly.
13. The 6809 instruction LEA may or may not affect the Z-flag depending upon which register is being loaded; LEAX and LEAY do affect the $Z-f l a g$, while LEAS and LEAU do not. Thus, the User Stack does not exactly emulate the index registers in this respect.
the transfer, making $X$ point directly at the last item on the stack.

The stack pointer may thus be initialized one location higher on the 6809 than in the 6800/6801/6802;
similarly, comparison values may need to be one location higher.

Any $6800 / 6801$ program which does all stack manipulation through $X$ (i.e., LDX \#CAT, TXS instead of LDS \#CAT) will have an exactly-correct stack translation when assembled for 6809.
5. Instruction timings in 6809 will, in general, be different from other 6800-family processors.
6. The 6809 uses the two high-order condition code register bits. Consequently, these will not, in general, appear as 1's as on the 6800/6801/6802.
7. The 6809 MUL instruction sets the Z-flag (if appropriate); the 6801 mUL does not.
8. The 6809 TST instruction does not affect the $Z$-flag, while 6800/6801/6802 TST does clear the C-flag.
9. The 6809 right shifts (ASR, LSR, ROR) do not affect V; the $6800 / 6801 / 6802$ shifts set $V=b_{7} \oplus b_{6}$.
10. The 6801 double-length shift instructions (ASLD, LSRD) are not exactly emulated by the 6800/6802/6809 sequences ASLB, ROLA; and LSRA, ROLB. In particular, the $Z-f 1 a g$ represents only the last 8 -bit result, and not the 16 bit quantity.
3.7 MULTI-PROCESS SYNCHRONIZATION

ASR used as "Test and Clear"
ST used as "Unbusy"


LDA \#1
STA

c

$c$

| $A B X$ | $A B X$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC | ADCA | P ; | ADCB | P |  |  |
| ADD | ADDA | $P ;$ | ADDB | $P ;$ | ADDD | P |
| AND | ANDA | $P$; | ANDB | $P ;$ | ANDCC | \# X X |
| ASL | ASL | Q |  |  |  |  |
| ASR | ASR | Q |  |  |  |  |
| BCC | BCC | dd; | LBCC | DDDD |  |  |
| BCS | BCS | dd; | LBCS | DDDD |  |  |
| BEQ | BEQ | dd; | LBEQ | DDDD |  |  |
| BGE | $B G E$ | dd; | LBGE | DDDD |  |  |
| BGT | BGT | dd; | LBGT | DDDD |  |  |
| BHI | BHI | dd; | LBHI | DDDD |  |  |
| BHS | BHS | dd; | LBHS | DDDD |  |  |
| BIT | BITA | P; | BITB | P |  |  |
| BLE | BLE | dd; | LBLE | DDDD |  |  |
| BLO | BLO | dd; | LBLO | DDDD |  |  |
| BLS | BLS | dd; | LBLS | DDDD |  |  |
| BLT | BLT | dd; | LBLT | DDDD |  |  |
| BMI | BMI | dd; | LBMI | DDDD |  |  |
| BNE | BNE | dd; | LBNE | DDDD |  |  |
| BPL | BPL | dd; | LBPL | DDDD |  |  |
| BRA | BRA | dd; | LBRA | DDDD |  |  |
| BRN | BRN | dd; | LBRN | DDDD |  |  |
| BSR | BSR | dd; | LBSR | DDDD |  |  |
| BVC | BVC | dd; | LBVC | DDDD |  |  |
| BVS | BVS | dd; | LBVS | DDDD |  |  |
| CLR | CLR | Q |  |  |  |  |
| CMP | CMPA | $P$; | CMPB | $P$; | CMPD | P |
|  | CMPX | $P$; | CMPY | P; | CMPS | P |
|  | CMPU | P |  |  |  |  |
| COM | COM | Q |  |  |  |  |
| CWAI | CWAI | \# X X |  |  |  |  |


3.8 (Continued)

| SYNC | SNYC |  |
| :--- | :--- | :--- |
| TFR | TFR | $R, R$ |
| TST | TST | Q |

3.9 MC6800 - Equivalent Instructions

MC6800 mnemonics which are not included in the MC6809 assembly-language are handled by automatically translating the 6800 instruction into functionally-equivalent 6809 instructions, as described:

6800 Instruction
ABA
CBA
CLC
CLI
CLV
CPX
DES
DEX
INS
INX
LDAA
LDAB
ORAA
ORAB
PSHA
PSHB
PULA
PULB
SBA
SEC
SEI
SEV
STAA
STAB

6809 Equivalent
PSHS B; ADDA ,S+
PSHS B; CMPA , $S+$
ANDCC \#\$FE
ANDCC \#\$EF
ANDCC \#\$FD
CMPX $P$
LEAS -1,S
LEAX $-1, X$
LEAS 1,S
LEAX 1,X
LDA
LDB
ORA
ORB
PSHS A
PSHS B
PULS A
PULS B
PSHS B; SUBA , S+
ORCC \#\$01
ORCC \#\$10
ORCC \# 02
STA
STB


TAB
TAP
TBA
TPA
TSX

WA I

6809 Equivalent
TFR A,B; TST A
TFR A,CC
TFR B,A; TST A
TFR CC,A
TFR $S, X$
TFR X,S
*CWAI \#\$FF

* The interrupt structure on the 6809 has been extensively analyzed and improved compared to the 6800 . While with the 6800 it was useful to execute the sequence: CLI, WAI; the 6809 logically-equivalent sequence (ANDCC \# \$EF, CWAI \#\$FF) would allow on IRQ interrupt to occur after the ANDCC instruction. If this is not desired, the 6809 instruction CWAI \#\$EF should be used to replace the logically-equivalent sequence.

6809 op code map and cycle counts. The numbers by each op code indicate the number of machine cycles required to execute each instruction. When the number contains an ( eg: $4+1$ ), on additional number of machine cycles equaling $/$ mal be required The presence of two numbers, with the second one in porentheses, indicates that the instruction insolies a branch. The larger number applies if the branch is taken. The notation first page/second page/third page has the following meaning: first page op codes have only one byte of op code (eg: load A immediate has an op code of hexadecimal 86). All paus 2 op codes are preceded by a page op code of hexadecimal 10 (eg: the op code for CMPD immediate is hexadecimal 1083two bytes). Similarly third page op codes are preceded by a hexadecimal 11. A CMPU immediate is 1183 . Some instructions are given two mnemonics as a programmer convenience (eg: ASL and LSL are equivalent). Notice that the long branch op codi) LBRA and LESR were brought onto the first page for increased code efficiency.


6809 INDEXED ADDRES5ING

| TYPE | FORMS | NON - INDIRECT |  |  |  | INDIRECT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SOURCE | Post-byte | $\pm$ | $\stackrel{+}{+}$ | Source | Post-ayte | $\pm$ | ${ }_{ \pm}^{+}$ |
| CONSTANT OFFSET FROM R | NO OFFSET 5-BIT OFFSET <br> 8-BIT OFFSET <br> 16-BIT OFFSET | $\begin{aligned} & \rho R \\ & n, R \\ & n, R \\ & n, R \end{aligned}$ | I RROO100 <br> ORRnminn <br> IRRO1000 <br> IRRO 1001 | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 4 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 2 \end{aligned}$ | $[, R]$ <br> defa <br> [ $n, R]$ <br> $[n, R]$ | iRR10100 <br> its to <br> IRR11000 <br> IRRII001 | $\begin{gathered} 3 \\ 8-6 \\ 4 \\ 7 \end{gathered}$ | 0 + 1 2 |
| ACCUMULATOR OFFSET FROM R | A- REGISTER OFFSET <br> B-REGISTER OFFSET <br> D-REGISTER OFFSET | $\begin{aligned} & A, R \\ & B, R \\ & D, R \end{aligned}$ | IRROOIIO IRROOIO1 IRROIOII | $\begin{aligned} & 1 \\ & 1 \\ & 4 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & {[A, R]} \\ & {[B, R]} \\ & {[D, R]} \end{aligned}$ | IRR10110 IRRIOIO1 IRRIIOII | $\begin{aligned} & 4 \\ & 4 \\ & 7 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ |
| AUTO-INCREMENT/ <br> - Decrement r | INCREMENT BY 1 <br> INCREMENT BY 2 <br> DECREMENT BY I <br> DECREMENT BY 2 | $\begin{aligned} & , R_{+} \\ & , R^{++} \\ & ,-R \\ & ,--R \end{aligned}$ | IRRO0000 IRR00001 IRRO 0010 iRRO 0011 | $\begin{aligned} & 2 \\ & 3 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\left\|\begin{array}{r} \text { not } \\ {[, R+1} \\ \text { not } \\ {[,--R]} \end{array}\right\|$ | allowed IRRIO001 allowe IRRI0011 | $6$ $6$ | 0 0 |
| CONSTANT OFFSET FROM PC | $\begin{aligned} & \text { 8-BIT OFFSET } \\ & \text { 16-BIT OFFSET } \end{aligned}$ | $\begin{aligned} & n, P C R \\ & n, P C R \end{aligned}$ | $\begin{array}{\|l\|} 1 \times \times 01100 \\ 1 \times \times 01101 \end{array}$ | $\begin{aligned} & 1 \\ & 5 \end{aligned}$ | 1 2 | $\begin{aligned} & {[n, P C R]} \\ & {[n, P C R]} \end{aligned}$ | $\begin{aligned} & \mid x \times 11100 \\ & \|x \times 1110\| \end{aligned}$ | $\begin{aligned} & 4 \\ & 8 \end{aligned}$ | 1 2 |
| EXTENDED |  | use | pon-ind | xe |  | 〔n」 | 10011111 | 5 | 2 |

Figure 4: Indexed Addressing Modes. All instructions with indexed addressing have a base size and number of cycles. The $\stackrel{+}{\sim}$ and $\underset{\#}{+}$ columns indicate the number of additional cycles and bytes for the particular variation. The post byte opcode is the byte that immediately follows the normal opcode.

POST BYTE REGISTER
BIT ASSIGNMENTS

| POST-BYTE REGISTER BIT |  |  |  |  |  |  |  | $\begin{gathered} \text { INDEXED } \\ \text { ADDRESSING } \\ \text { MODE } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| 1 | X | X | X | 0 | 0 | 0 | 1 | , R++ |
| 1 | X | $x$ | 0 | 0 | 0 | 0 | 0 | , $\mathrm{R}+$ |
| 1 | $x$ | X | 0 | 0 | 0 | 1 | 0 | , , R |
| 1 | $x$ | $x$ | X | 0 | 0 | 1 | 1 | , - - R |
| 1 | X | X | X | 0 | 1 | 0 | 0 | EA $=(R \pm 0$ OFFSET $)$ |
| 1 | $x$ | $x$ | X | 0 | 1 | 0 | 1 | $E A=(R \pm A C C B$ OFFSET $)$ |
| 1 | X | X | X | 1 | 0 | 0 | 0 | $E A=(R \pm 7 B I T$ OFFSET $)$ |
| 1 | X | $x$ | $x$ | 1 | 0 | 0 | 1 | $E A=(R \pm 15$ BIT OFFSET $)$ |
| 1 | X | $x$ | X | 1 | 1 | 0 | 0 | $E A=(P C \pm 7$ BIT OFFSET $)$ |
| 1 | X | $x$ | X | 1 | 1 | 0 | 1 | $E A=(P C \pm 15$ BIT OFFSET) |
| 0 | $x$ | $x$ | X | $x$ | x | X | X | $E A=(R \pm 4$ BIT OFFSET) |
| 1 | X | X | X | 0 | 1 | 1 | 0 | $E A=(R \pm A C C A O F F S E T)$ |
| 1 | $x$ | X | X | 1 | 0 | 1 | 1 | $E A=(R \pm D$ OFFSET $)$ |
| 1 | X | X | 1 | 1 | 1 | 1 | 1 | $E A=(A D D R E S S)$ |
|  |  |  |  |  |  |  |  |  |

## I FIELD

FOR P7 = 1: INDIRECT
FOR P7 = 0: SIGN BIT
REGISTER FIELD
00: R = IX
01: $\mathrm{R}=\mathrm{I} Y$
10: $R=U S$
11: R = SP


### 3.14 BRANCH GROUPS

Simple Conditional Branches

Condition
BEQ $\{Z=1\}$
BMI $\{N=1\}$
BCS $\{C=1\}$
BVS $\{V=1\}$

Complement
BNE
BPL
BCC
BVC

Signed Conditional Branches

Condition
BGT $\{(\overline{N \oplus(V)}) \wedge \bar{Z}=1\}$
BGE $\quad\{(\overline{N \oplus V})=1\}$
BEQ $\{Z=1\}$
BLE $\{(N \oplus V) \vee Z=1\}$
BLT $\quad\{(N \oplus V)=1\}$
Complement
BLE
BLT
BNE
BGT
BGE

Complement
BLS
BHI $\{(\bar{C} \wedge \bar{Z})=1\}$
BLO
BHS $\{\bar{C}=1\}$
BEQ $\{Z=1\}$
BNE
BLS $\{C \vee Z=1\}$
BHI
BLO $\{C=1\}$
BHS

* Not useful, in general, after INC/DEC, LD/ST, TST/CLR/COM.
$A B X$
ADCA,ADCB
ADDA,ADDB
ANDA,ANDB
ANDCC
ASLA,ASLB,ASL
ASRA,ASRB,ASR
BITA,BITB
CLRA,CLRB,CLR
CMPA, CMPB
COMA, COMB, COM
DAA
DECA,DECB,DEC
EORA,EORB
EXG R1,R2
INCA, INCB, INC
LDA,LDB
LSLA,LSLB,LSL
LSRA,LSRB,LSR
MUL
NEGA,NEGB,NEG
ORA, ORB
ORCC
PSHS \{register\} 8
PSHU \{register\} 8
PULS \{register\} ${ }_{0}^{8}$
PULU \{register\} 8
ROLA,ROLB,ROL
RORA, RORB, ROR
SBCA, SBCB
STA,STB
SUBA,SUBB
TSTA,TSTB,TST
TFR R1,R2

Add B-register to $X$-register unsigned
Add memory to accumulator with carry
Add memory to accumulator
And memory with accumulator
And immediate with condition code register
Arithmetic shift left accumulator or memory
Arithmetic shift right accumulator or memory
Bit test memory with accumulator
Clear accumulator or memory
Compare memory with accumulator
Complement accumulator or memory
Decimal Adjust A-accumulator
Decrement accumulator or memory
Exclusive or memory with accumulator
Exchange R1 with R2
Increment accumulator or memory
Load accumulator from memory
Logical shift left accumulator or memory
Logical shift right accumulator or memory
Unsigned multiply (8 bit $x 8$ bit $=16$ bit)
Negate accumulator or memory
Or memory with accumulator
Or immediate with condition code register
Push register(s) on hardware stack
Push register(s) on user stack
Pull register(s) from hardware stack
Pull register(s) from user stack
Rotate accumulator or memory left
Rotate accumulator or memory right
Subtract memory from accumulator with borrow
Store accumulator to memory
Subtract memory from accumulator
Test accumulator or memory
Transfer register R1 to register R2

| ADDD | Add to D accumulator |
| :---: | :---: |
| SUBD | Subtract from D accumulator |
| LDD | Load D accumulator |
| STD | Store D accumulator |
| CMPD | Compare D accumulator |
| LDX,LDY,LDS,LDU | Load pointer register |
| STX,STY,STS,STU | Store pointer register |
| CMPX, CMPY, CMPU, CMPS | Compare pointer register |
| LEAX,LEAY,LEAS,LEAU | Load effective address into pointer register |
| SEX | Sign Extend |
| TFR register, register | Transfer register to register |
| EXG register, register | Exchange register to register |
| PSHS (register) 8 | Push register(s) onto hardware stack |
| PSHU (register) 8 | Push register(s) onto user stack |
| PULS (register) ${ }_{0}^{8}$ | Pull register(s) from hardware stack |
| PULU (register) 8 | Pull register(s) from user stack |

## FIGURE 2 16-BIT OPERATIONS

```
0,R
[0,R]
,R+
,R++
[,R++]
,-R
,--R
[,--R]
n,P
[n,P]
A,R
[A,R]
B,R
[B,R]
D,R
[D,R]
indexed with zero offset
indexed with zero offset indirect
auto increment by 1
auto increment by 2
auto increment by 2 indirect
auto decrement by }
auto decrement by 2
auto decrement by 2 indirect
indexed with signed n as offset ( }n=5,8\mathrm{ , or 16-bits)
indexed with signed n as offset indirect
indexed with accumulator A as offset
indexed with accumulator A as offset indirect
indexed with accumulator B as offset
indexed with accumulator B as offset indirect
indexed with accumulator D as offset
indexed with accumulator D as offset indirect
R=X,Y,U or S
P = PC, X, Y,U or S
```

BCC, LBCC
BCS, LBCS
BEQ, LBEQ
$B G E, L B G E$
$B G T, L B G T$
$B H I, L B H I$
$B H S, L B H S$
$B L E, L B L E$
$B L O, L B L O$
$B L S, L B L S$
$B L T, L B L T$
$B M I, L B M I$
$B N E, L B N E$
$B P L, L B P L$
$B R A, L B R A$
$B R N, L B R N$
$B S R, L B S R$

```
Branch if carry clear
Branch if carry set
Branch if equal
Branch if greater than or equal (signed)
Branch if greater (signed)
Branch if higher (unsigned)
Branch if higher or same (unsigned)
Branch if less than or equal (signed)
Branch if lower (unsigned)
Branch if lower or same (unsigned)
Branch if less than (signed)
Branch if minus
Branch is not equal
Branch if plus
Branch always
Branch never
Branch to subroutine
Branch if overflow clear
Branch if overflow set
```

| CWAI | Clear condition code register bits and wait <br> for interrupt |
| :--- | :--- |
| NOP | No-operation |
| JMP | Jump |
| JSR | Jump to subroutine |
| RTI | Return from interrupt |
| RTS | Return from subroutine |
| SEX | Sign extend B-register into A-register |
| SWI,SWI2,SWI3 | Software interrupts |
| SYNC | Synchronize with interrupt line |

FIGURE 5 MISCELLANEOUS INSTRUCTIONS

### 4.0 SYSTEMS INTERFACING

### 4.1 INTERRUPTS

Three different classes of prioritized vectored interrupts are included in the 6809 MPU . In decreasing priority these are: NMI (Non-Maskable Interrupt), FIRQ (Fast Interrupt Request), and IRQ (Interrupt Request) and are more fully defined in the "Hardware Instructions" section.

Using the processor signal line Interrupt Acknowledge (IACK) and decoding four bits of the Address Bus, the interrupt response may be vectored by the interrupting device to anywhere in the address-space. This technique can be used to greatly expand the number of prioritized hardware-vectored interrupts.

The NMI is especially applicable to gaining immediate (non-inhibitable) MPU response for power-fail, software dynamic memory refresh, or other non-delayable events. FIRQ is a maskable fast interrupt which saves only a return address and condition codes, making it much faster than NMI or IRQ. IRQ is a maskable interrupt which saves a complete MPU state.

Two types of external-process synchronization are also provided by the interrupt system. The CWAI command saves the entire MPU state, then waits until a noninhibited interrupt occurs before vectoring to the interrupt routine. A SYNC instruction stops the MPU from executing code until an interrupt is received. If the interrupt is masked, the MPU simply resumes execution. If the interrupt is enabled, the interrupt response is performed.

```
AUSTIN,TEXAS--MICROCOMPUTER CAPITAL OF THE WORLD!
M6800-M6809 CROS5-ASSEMELER 2.2
PAGE 002 MOREENCH
00007
00008
00009 00010 00011 00012 00013 00014 00015 00016 00017 00018 00015
```



| 00021 |  | $000 D$ | EOL | EQU | BOD |
| :--- | :--- | :--- | :--- | :--- | :--- | ASCII CR

00025

| 00027 | 1007 | BG | 1004 |
| :--- | :--- | :--- | :--- |
| 00028 | 100 A | BE | 1005 |
| 00025 | $100 D$ | A 7 | 80 |
| 00030 | $100 F$ | BF | 1005 |
| 00031 | 1012 | 81 | 0 D |
| 00032 | 1014 | 27 | 01 |
| 00033 | 1016 | 3 B |  |

```
00035 1017 20 FE
```

* ASSUME IRQ FROM PIA (19 CY)

| 5 EEGIN | LDA | MODEM | CLEARS FIA IRQ |
| :--- | :--- | :--- | :--- |
| 6 | LDX | EUFFTR | GET FTR |
| 6 | STA | GX | STORE CHAR |
| 6 | STX | EUFFTR | UPDATE PTR |
| 2 | CMPA | EOOL | END OF LINE? |
| 3 | BEQ EOLGP | IF YES, MORE TO DO |  |
| 15 |  | RTI |  |

```
AUSTIN,TEXAS--MICROCOMPUTER CAPITAL OF THE WORLD!
M6800-M6805 CROS5-AS5EMBLER 2.2
PAGE BES MORBENCH
00038
00039
00040
00041
00042
00043
00044
00045
00046
00047
00048
00045
\begin{tabular}{llll}
00051 & 1019 & 86 & \(4 A\) \\
00052 & 101 B & 8 E & 102 E
\end{tabular}
00053 101E CE 28
00055 1020 A1 80
00056 1022 27 06
00057 1024 5A
00058 1025 26 FG
00059 1027 8E 0001
00060 102A 30 1F
00062 102C 20 FE
3
BRA *
\begin{tabular}{llllll}
00064 & & \(004 A\) & CHAR & EQU & M \\
00065 & \(102 E\) & 00 & EUF & FCB & \(0, \ldots, \ldots, \ldots, \ldots, \ldots, \ldots, 0\) \\
00066 & 1042 & 00 & & FCB & \(0, \ldots, \ldots, \ldots, \ldots, \ldots, \ldots, 0\)
\end{tabular}
```

```
AUSTIN,TEXAS--MICROCOMPUTER CAPITAL OF THE WORLD!
MG800-M6809 CROSS-A5SEMELER 2.2
PAGE OO4 MOREENCH
```

00065
00070
00071
00072
00073
00074
00075
00076
00077
00078
00075
00080
00081

| 00083 | 1056 | 86 | 80 |
| :--- | :--- | :--- | :--- |
| 00084 | 1058 | $8 E$ | 1061 |


| 00086 | $105 B$ | $5 F$ |  |
| :--- | :--- | :--- | :--- |
| 00087 | $105 C$ | $C B$ | 02 |
| 00088 | $105 E$ | 44 |  |
| 00089 | $105 F$ | 24 | FB |
| 00090 | 1061 | EE | 95 |


*
LSB FIRST, TEST A COMTROL BYTE WHICH HAS HAS EXACTLY ONE BIT TRUE. THE POSITION OF THE TRUE BIT DETERMINES WHICH OF EIGHT TABLE VECTORS IS USED FOR CONTROL-TRANSFER LET B7 BE TRUE.
 TOTAL: $\quad 7 \mathrm{LN}, 13 \mathrm{BY} .70 \mathrm{CY}$
*


| 00092 |  | 0080 |  |
| :--- | :--- | :--- | :--- |
| 00093 | 1063 |  | 1073 |
| 00094 | 1071 | 1075 |  |
| 00055 | 1073 | 20 | $F E$ |
| 00096 | 1075 | 20 | $F E$ |


|  | CONTBY EQU | $\$ 80$ |
| :--- | :--- | :--- |
|  | TAELE | FLE |
|  | FDE | ERR,ERR,ERR,ERR,ERR,ERR,ERR |
| 3 | ERR | ERA |
| 3 | NOERR | $*$ |
| BRA | $*$ |  |

```
AUSTIN,TEXAS--MICROCOMPUTER CAPITAL OF THE WORLD!
M6800-M680S CROSS-ASSEMBLER 2.2
PAGE 005 MOREENCH
```

00095
00100
00101
00102
00103
00104
00105
00106
00107 00108 00109 00110

| 00112 | 1077 | $8 E$ | $108 E$ |
| :--- | :--- | :--- | :--- |
| 00113 | $107 A$ | $108 E$ | $10 B 6$ |
| 00114 | $107 E$ | $C E$ | $10 D E$ |


| 00116 | 1081 | $E C$ | 81 |
| :--- | :--- | :--- | :--- |
| 00117 | 1083 | $E 3$ | $A 1$ |
| 00118 | 1085 | $E D$ | $C 1$ |
| 00119 | 1087 | $8 C$ | $10 B 6$ |
| 00120 | $108 A$ | 26 | $F 5$ |

```
00122 108C 20 FE
```

LDD $\quad x++$
ADDD $\quad, \quad \mathrm{r}++$
STD $\quad \mathrm{U}++$
CMFX $\# 2 * 20+$ TABLEA
BNE
AN1

BRA＊

| 00124 | $108 E$ | 0000 |
| :--- | :--- | :--- |
| 00125 | 1098 | 0005 |
| 00126 | 10 AC | 0010 |
| 00127 | 10 AC | 0015 |
| 00128 | 10 BE | 0099 |
| 00129 | $10 C 0$ | 0094 |
| 00130 | 10 CA | 0089 |
| 00131 | 10 D 4 | 0084 |
| 00132 | 10 DE | 0000 |


| TAELEA | FDB |
| ---: | :--- |
|  | FDE |
|  | FDB |
|  | FDE |
| TABLEB | FDB |
|  | FDB |
|  | FDB |
|  | FDE |
| TABLEC | FDB |

```
$00,$01,$02,$03,$04
$05,$06,$07,$08,$05
#10,$11,事12,$13,$14
#15,#16r苂17,事18r*19
$99,$98,$97.#96,##5
$94,事93,*92,*91,*90
$89,*88,$87,$86,$85
$84,$83,$82,$81,*80
Qr,rm,rrrrrrmr,rrrre
```

```
AUSTIN.TEXAS--MICROCOMPUTER CAPITAL OF THE WORLDI
ME800-M68QS CROSS-ASSEMBLER 2.2
PAGE OOG MORBENCH
```

00135
00136
00137
00138
00139
00140
00141
00142
00143
00144
00145
00146

| 00148 | 1106 | $8 E$ | $111 F$ |
| :--- | :--- | :--- | :--- |
| 00149 | 1109 | $108 E$ | 1133 |
| 00150 | $110 D$ | $C E$ | 1147 |


| 00152 | 1110 | $E C$ | 81 | 8 |
| :--- | :--- | :--- | :--- | :--- |
| 00153 | 1112 | AB | AO | 6 |
| 00154 | 1114 | $E E$ | $A 0$ | 6 |
| 00155 | 1116 | $E D$ | $C 1$ | 8 |
| 00156 | 1118 | $8 C$ | 1133 | 4 |
| 00157 | $111 E$ | $2 E$ | $F 3$ | 3 |

$0159111 D 20$
FE

00
001621124

05
001631129
$00164112 E$
001651133
001661138
$00167113 D$
001681142
001691147


PERFORM AN ELEMENT-BY-ELEMENT ADDDITION ON TWO VECTORS OF N \&-BIT ELEMENTS EACH. PLACE THE RESULT IN A DIFFERENT VECTOR. LET N BE 20.

SETUF: $\quad 3 \mathrm{LN}, 10 \mathrm{EY}, 10 \mathrm{CY}$
OFERATION: $E L N, 13 \mathrm{EY}, 10 * 35=350 \mathrm{CY}$ TOTAL: $\quad 9 \mathrm{LN}, 23 \mathrm{BY}, 360 \mathrm{CY}$

| ARCNNN | LDX | * TABLA |
| :---: | :---: | :---: |
|  | LDY | * TABLB |
|  | LDU | * TABLC |
| ABC1 | LDD | , $x++$ |
|  | ADDA | , $Y+$ |
|  | ADDE | , Y + |
|  | STD | , U++ |
|  | CMFX | - TABLA+20 |
|  | ENE | ABC1 |

```
AUSTIN,TEXAS--MICROCOMPUTER CAPITAL OF THE WORLD!
M6800-M680S CROSS-A5SEMBLER 2.2
PAGE 007 MORBENCH
00172 ********** 16-BIT SHIFTS **********
00173
00174
00175
00176
00177
00178
00179
00180
00181
00182
0 0 1 8 3
*
* LOGically shift a ie-bit quantity from
* memory right N PLACES. (zero fills on
* left). flace the result in memory.
LET N BE 5.
SETUP: 1 LN, 2 BY, 2 CY
OFERATION: }8\textrm{LN},16\textrm{BY},(13*5)+:=860\textrm{CY
TOTAL: }9\textrm{LN},18\textrm{BY},90\textrm{CY
*
***********************************
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline 00185 & 115 B & C6 & 05 & 2 & BEG & LDE & * 5 & & \\
\hline 00187 & 115D & 34 & 04 & 6 & & PSHS & B & & \\
\hline 00188 & 115 F & FC & 116 F & 6 & & LDD & DWORD & & \\
\hline 00189 & 1162 & 44 & & 2 & BE1 & LSRA & & & \\
\hline 00190 & 1163 & 56 & & 2 & & RORB & & & \\
\hline 00191 & 1164 & 6A & E4 & 6 & & DEC & 0.5 & & \\
\hline 00192 & 1166 & 26 & FA & 3 & & BNE & BE1 & & \\
\hline 00193 & 1168 & FD & 116 F & E & & STD & DWORD & & \\
\hline 00194 & 116 B & 32 & E1 & 5 & & leas & 1,5 & CLEAN UP & STACK \\
\hline 00196 & 116 D & 20 & FE & 3 & & BRA & * & & \\
\hline
\end{tabular}
00198 F116F \(\quad\) DWORD FDB \$FiCD
```

```
AUSTIN.TEXAS--MICROCOMPUTER CAPITAL OF THE WORLD!
M6800-M6805 CROSS-AS5EMBLER 2.2
PAGE 608 MOREENCH
00201
00202
00203 00204 00205 00206 00207 00208 00205 00210
```

| 00212 | 1171 | FC | 1183 | 6 | LDD | WORD | GET DOURLE BYTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00213 | 1174 | 44 |  | 2 | LSRA |  | : 16-BIT SHIFT |
| 00214 | 1175 | 56 |  | 2 | RORE |  | : |
| 00215 | 1176 | 44 |  | 2 | LSRA |  | AGAIN |
| 00216 | 1177 | 56 |  | 2 | RORE |  |  |
| 09217 | 1178 | 44 |  | 2 | LSRA |  | AGAIN |
| 00218 | 1179 | 56 |  | 2 | RORE |  |  |
| 00219 | 117 A | 44 |  | 2 | LSRA |  | AGAIN |
| 00220 | 117B | 56 |  | 2 | RORE |  |  |
| 00221 | 117 C | 44 |  | 2 | LSRA |  | AGAIN |
| 00222 | 1170 | 56 |  | 2 | RORB |  |  |
| 00223 | 117E | $F D$ | 1183 | 6 | STD | WORD | STORE DOUBLE BYTE |
| 00225 | 1181 | 20 | FE | 3 | BRA | * |  |

F1CD
WORD
FDB
*F1CD

```
AUSTIN,TEXAS--MICROCOMPUTER CAPITAL OF THE WORLD!
M6800-M6809 CROSS-ASSEMBLER 2.2
PAGE 009 MORBENCH
```

00230
00231
00232
00233
00234
00235
00236
00237
00238
00239
00240
00241
00242
00243
00244
00245
00246
00247

| 00249 | 1185 | $8 E$ | $11 B F$ |
| :--- | :--- | :--- | :--- |
| 00250 | 1188 | $108 E$ | $11 C 1$ |
| 00251 | $118 C$ | $C E$ | $11 C 3$ |

00253118 FF C4
002541191 GF 41
002551193 AE 01
002561195 EG 21
002571197 3D
002581198 ED 42
00259119 AG 84
00260119 E EG 21
$00261119 E$ 3D
00262 119F E3 41
00263 11A1 ED 41
0026411 1A3 24 02
0026511 A5 6C C4
$0026611 A 7$ AG 01
00267 11AS EG A4
0026811 AB 3 D
00269 11AC E3 41
$0027011 A E E D 41$
00271 11B0 24 O2
00272 11B2 BC C4
00273 11B4 AG 84
00274 11B6 EG A4
00275 11B8 3D
0027611 BS E3 C4
06277 11EE ED C4

| 00279 | 11 BD 20 | FE |
| :--- | :--- | :--- |
| 00281 | 11 BF | $03 E 8$ |
| 00282 | 11 Cl | $01 F 4$ |
| 00283 | 11 C | 0000 |




## END ADDR 11 BD

>1185:G

| LDX | *11BF | P-1188 | $X-11 \mathrm{BF}$ | $Y-11 \mathrm{Cl}$ | A-00 | B-07 | C-DO | D-00 | U-11C3 | 5-2000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDY | *11C1 | P-118C | $X-11 \mathrm{BF}$ | $Y-11 C^{\prime}$ | A-00 | B-07 | C-DO | D-00 | U-11C3 | $5-2000$ |
| LDU | *11C3 | $\mathrm{P}-1.18 \mathrm{~F}$ | $X-11 \mathrm{BF}$ | $Y-11 \mathrm{Cl}$ | A-00 | B-07 | C-D 0 | D-00 | U-11c3 | 5-2000 |
| CLR | 1103 | $\mathrm{P}-1191$ | $X-11 \mathrm{BF}$ | $Y-11 C 1$ | A-00 | B-07 | C-D4 | D-00 | U-11c3 | $5-2000$ |
| CLR | 11 C 4 | P-1193 | $X-11 B F$ | $Y-11 C 1$ | A-00 | B-07 | $\mathrm{C}-\mathrm{D} 4$ | D-ee | U-11C3 | 5-2000 |
| LDA | 1100 | P-1195 | $X-11 \mathrm{BF}$ | $Y-11 \mathrm{Cl}$ | A-E8 | B-07 | C-D8 | D-aC | U-11C3 | $5-2000$ |
| LDB | 11 C 2 | P-1197 | $x-11 \mathrm{EF}$ | $Y-11 C 1$ | A-E8 | B-F4 | C-D8 | D-00 | U-11c3 | 5-2000 |
| MUL |  | P-1198 | X-11EF | $Y-11 C 1$ | A-DD | B-20 | C-D8 | D-00 | U-11C3 | $5-2000$ |
| STD | 1105 | P-119A | $X-11 \mathrm{BF}$ | $Y-11 C 1$ | A-DD | B-20 | C-D8 | D-00 | $U-1163$ | $5-2000$ |
| LDA | 11 BF | P-119C | $x-11 \mathrm{BF}$ | $Y-11 C 1$ | A-03 | B-20 | C-DO | D-00 | U-11C3 | $5-2000$ |
| LDB | 11 Cl | P-119E | $X-118 F$ | $Y-11 C 1$ | A-03 | B-F4 | C-D8 | D-00 | U-11c3 | $5-2000$ |
| MUL |  | $P-119 F$ | $X-11 \mathrm{BF}$ | $Y-11 C 1$ | A-02 | B-DC | C-D9 | D-00 | U-11 C3 | 5-2000 |
| ADDD | 11.4 | $\mathrm{P}-11 \mathrm{~A} 1$ | X-11BF | $Y-11 C 1$ | A-03 | B-BS | C-DO | D-00 | U-11c3 | $5-2000$ |
| STD | 11 C 4 | $\mathrm{P}-11$ A3 | $X-11 B F$ | $Y-11 \mathrm{Cl}$ | A-03 | B-B9 | $C-D 0$ | D-00 | U-11 C3 | 5-2000 |
| BCC | 11 A 7 | $\mathrm{P}-11 \mathrm{~A} 7$ | X-11BF | $Y-11 \mathrm{C} 1$ | A-03 | E-B9 | C-DO | D-00 | U-11C3 | 5-2000 |
| LDA | 11 CO | P-11A9 | $X-118 F$ | $Y-11 \mathrm{C} 1$ | A-EB | E-B9 | C-D8 | D-ab | U-11 C3 | 5-2000 |
| LDB | 11 Cl | $P-11 A B$ | $X-11 \mathrm{BF}$ | $Y-11 \mathrm{Cl}$ | A-E8 | B-01 | $C-D 0$ | D-00 | U-11 C3 | $5-2000$ |
| MUL |  | $P-11 A C$ | $x-11 \mathrm{BF}$ | $Y-11 \mathrm{Cl}$ | A-00 | B-E8 | C-D1 | D-00 | U-11 C3 | $5-2000$ |
| ADDD | 11.4 | P-11AE | $x-11 \mathrm{BF}$ | $Y-11 \mathrm{Cl}$ | A-04 | B-A1 | C-DO | D-00 | U-11C3 | 5-2000 |
| STD | 11.4 | $\mathrm{P}-11 \mathrm{BO}$ | X-11BF | $Y-11 C 1$ | A-04 | E-A1 | $C-D 0$ | D-EO | U-11C3 | 5-2000 |
| ECC | $11 \mathrm{B4}$ | P-11B4 | $X-11 \mathrm{BF}$ | $Y-11 \mathrm{Cl}$ | A-04 | E-A1 | $C-D Q$ | D-ab | U-11C3 | 5-2000 |
| LDA | 11 BF | P-11E6 | $X-11 E F$ | $Y-11 C 1$ | A-03 | E-A1 | $C-D 0$ | D-00 | U-11c3 | 5-2000 |
| LDB | 11 Cl | P-11B8 | X-11BF | $Y-11 \mathrm{C} 1$ | A-03 | E-01 | $C-D E$ | D-00 | U-11c3 | 5-2000 |
| MUL |  | P-11BS | $X-11 \mathrm{BF}$ | $Y-11 \mathrm{C} 1$ | A-OC | E-63 | C-De | D-00 | U-11C3 | $5-2000$ |
| ADDD | 1103 | P-11EB | $x-11 \mathrm{BF}$ | $Y-11 \mathrm{Cl}$ | A-OO | B-07 | $C-D E$ | D-80 | U-11c3 | $5-2000$ |
| STD | 11.6 | P-11ED | $X-11 \mathrm{BF}$ | $Y-11 C 1$ | A-OB | B-07 | C-DO | D-00 | -11c3 | 2000 |

```
AUSTIN,TEXAS--MICROCOMPUTER CAPITAL OF THE WORLD!
ME800-M6809 CROS5-ASSEMELER 2.2
PAGE O10 MOREENCH
```

| 00297 | $11 C 7$ | $C C$ | 0020 |
| :--- | :--- | :--- | :--- |
| 00298 | $11 C A$ | $108 E$ | 0100 |
| 00299 | $11 C E$ | $C E$ | 0200 |


| 00301 | 11 D 1 | 4 C |  | 2 |  | INCA |  | MS | COUN | CORR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00302 | 11 D 2 | $A E$ | A1 | 8 | B1 | LDX | ,$Y++$ | GET | TWO | EYTES |
| 00303 | 11 D 4 | $A F$ | C1 | 8 |  | STX | - U ++ | FUT | TWO | BYTES |
| 00304 | 11 DE | 5A |  | 2 |  | DECB |  | LS COUNT |  |  |
| 00305 | 11 D 7 | 26 | F9 | 3 |  | BNE | B1 |  |  |  |
| 00306 | 11 DS | 4A |  | 2 |  | DECA |  | MS | COUNT |  |
| 00307 | 11 DA | 26 | F6 | 3 |  | BNE | B1 |  |  |  |


| 00311 | 0100 | FROM | EQU | $\$ 100$ |
| :--- | :--- | :--- | :--- | :--- |
| 00312 | 0200 | TO | EQU | $\$ 200$ |
| 00313 | 0040 | LENGTH EOU | 64 |  |

### 6.2 PROGRAM SEGMENTS

These small segments of code are less well-suited for benchmarks as they are more complex, harder to fairly define, and perhaps more dependent on the structure of an individual machine. They do represent a demonstration of useful, powerful 6809 subroutine techniques.

```
AUSTIN,TEXAS--MICROCOMPUTER CAPITAL OF THE WORLD!
MG800-ME805 CROSS-ASSEMBLER 2.2
PAGE 002 BENCHIES
00008 OROD EQU \(\$ 0 D\) ASCIICR
```





| 00108 | 14D1 | 01 | FIRSTG | FCB | \$01,*23,\$45,\$99,\$99 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00109 | 14DG | 00 |  | FCE | \$00, \%00, \$99, \$99, $0^{49}$ |
| 00110 | 14 DE | 88 | SECSTG | FCE | \$88, \% $76.554, \$ 00, \$ 01$ |
| 00111 | 14 EC | 01 |  | FCE | \$91, \$23, \$45.\%67, \$89 |
| 00112 | 14 ES | 00 | THIRST | FCB | Q,.,., , , $\quad$ O |
| 00113 |  | OOOA | LEN | EQU | 10 DECIMAL DIGITS $=20$ |

```
AUSTIN,TEXAS--MICROCOMPUTER CAPITAL OF THE WORLD!
```

M6800-M680S CROSS-ASSEMELER 2.2
PAGE 0Q5 BENCHIES

00116
00117
00118
00115
00120
00121
$0012214 E F 30$ 8D eere 5
00123 14F3 31 8D 0034 5
00124 14F7 33 8D 003A 9
$0012514 F B$ CG OA 2
00126 14FD 8D 02 7
$0012714 F F 20$
00128
00129
001301501 1A 01
001311503341
$00132150586 \quad 99$
001331507 AO A 2
$001341505 \quad 35 \quad 01$
00135150 B AS 82
00156150 D 19
00137 150E 34 01
001381510 A7 CZ
$0013515125 A$
001401513 26 FQ
00141151535
※

BENCHIES
＊SUBSEQ SUBTRACTS A SEQUENCE OF DECIMAL DIGITS（I．
＊FROM ANOTHER SEQUENCE OF DECIMAL DIGITS（IX）
＊AND STORES THE RESULT（US），ALL STRINGS
＊EE［NG COUNT BYTES LONG．
＊
LEAX MINUEN＋COUNT，PCR
LEAY SUBTRA＋COUNT，FCR
LEAU RESULT＋COUNT，FCR
LDE＊COUNT
ESR SUBSEQ
ERA 莱

## ＊

＊
SUESEQ SEC
FSHS CC
LOOPS
LDA SUEA
FULS
ADCA
DAA
PSHS CC
STA ，－U
DECE
BNE LOOPS FULS CC，PC

SET CARRY CARRY TEMF
THE TEN＇S COMPLEMENT
NO CARRY POSSIELE
THE SAVED CARFY
DO A EINARY ADD
BACK TO ECD
SAVE THE CARRY！ STORE THE RESULT DONE？
IF NOT，GO AGAIN CLEAN UP STACK，RTS

| 00143 | 1517 | 99 |
| :--- | :--- | :--- |
| 00144 | $151 C$ | 59 |
| 00145 | 1521 | 01 |
| 00146 | 1526 | 59 |
| 00147 | $152 B$ | 00 |
| 00148 |  | $000 A$ |


| MINUEN | FCB |
| :--- | ---: |
|  | FCB |
| SUBTRA | FCE |
|  | FCE |
| RESULT | FCB |
| COUNT | EQU |

```
$59,$99,$99,$99,$99
$59,$05,$00,$00,$00
$01,$23,$45,$67,$00
#55,弗00,每54,$32,事11
B,.,.,.,*,0
10 DECIMAL DIGITS = 20
```

| AUSTIN,TEXAS--MICROCOMPUTER |  |  |  |  |  | CAPITAL OF | THE WORLD! |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6800-M6805 CROSS-AS5EMRLER |  |  |  |  |  |  |  |
| PAGE | 006 |  | NCH | IES |  |  |  |
| 00151 | 1535 | 30 |  | 003 B | 9 | LEAX | INPUT, PCR |
| 06152 | 1539 | 31 | 8D | 0047 | 9 | LEAY | OUTFUT,PCR |
| 00153 | 153D | CC | 000 |  | 3 | LDD | *CHARS 4 |
| 00154 | 1540 | 8 D | 23 |  | 7 | BSR | PACKS |
| 00155 | 1542 | 20 | FE |  | 3 | BRA | * |



```
AUSTIN,TEXAS--MICROCOMPUTER CAPITAL OF THE WORLD!
M6800-M6809 CROSS-ASSEMBLER 2.2
PAGE 007 BENCHIES
```

00154
00195
00196 00197 $0019815654 C$ 00199156634 06 002001568 8D DA 60201 156A GA 61 00202 156C 26 FA 00203156 EA E4 $002041570 \quad 26$ F6 0020515723586

## BENCHIES

芜

* PACKS TAKES 4 * ACCD G-BIT CHARS (IX) AND PACKS THEM INTO 3 * ACCD 8-BIT BYTES (IY)
* 

2 PACKS
6 PSHS D
7 PAC1 BSR PACK DEC 1,5 BNE PAC1 DEC O.S BNE FACI PULS D.FC CLEAN UF STACK, RETURN

```
\begin{tabular}{lll}
00207 & 1574 & 50 \\
00208 & & 0004 \\
00209 & 1584 & 00
\end{tabular}
```

```
AUSTIN,TEXAS--MICROCOMPUTER CAPITAL OF THE WORLDI
M6800-M6809 CROS5-ASSEMBLER 2.2
PAGE OO8 BENCHIES
```




```
AUSTIN,TEXAS--MICROCOMPUTER CAPITAL OF THE WORLD!
M6800-M6809 CROSS-ASSEMELER 2.2
PAGE 009 BENCHIES
```

00259
00260 00261 00262
00263 15CE 4C 00264 15CF 34 0026515018 D $0026615 D 3$ 6A 00267150526 0026815 D 7 6A 00269150926 $0027015 D E 358 E$

06
DF
61
FA
E4
F6

| 00272 |  | 1584 |
| :--- | :--- | :--- |
| 00273 | 0004 |  |
| 00274 | $15 D D$ | 00 |

UNFAKS TAKES 3 * ACCD 8-EIT BYTES (IX) AND PUTS 6-BIT CHARS INTO 4 * ACCD BYTES
*
2 UNPAKS INCA ADJUST CTR MS BYTE
$G$ PSHS D COUNT ON THE STACK UNPACK 3 INTO 4 LS COUNT

MS COUNT
CLEAN UP STACK, RETURN

| IN | EQU | OUTPUT |
| :--- | :--- | :--- |
| BYTES3 | EQU | CHARS4 |
| OUT | FCB | $0,0,0, \ldots, \ldots, \ldots, \ldots, 0,0,0$ |

AUSTIN,TEXAS-MICROCOMPUTER CAPITAL OF THE WORLD!
MG800-MG809 CROSS-ASSEMBLER 2.2
PAGE O10 BENCHIES
00277 DELTAQ EQU 0400 START OF DELTAQ TABLE

| 00279 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 00280 |  |  |  |  |
| 00281 |  |  |  |  |
| 00282 | 15 F 1 | 30 |  | 0061 |
| 00283 | 15F5 | 31 | 8 D | 0089 |
| 00284 | 15 F 9 | 34 | 30 |  |
| 00285 | 15 FB | 31 |  | 004 F |
| 00286 | 15 FF | CE |  |  |
| 00287 | 1602 | 86 | 08 |  |
| 00288 | 1604 | 34 | 62 |  |
| 00289 | 1606 | 8D | 04 |  |
| 00290 | 1608 | 32 | 65 |  |
| 00291 | 160 A | 20 | FE |  |

```
*
* SUB-LINEAR STRING SEARCH
*
SETUP LEAX TEXT,PCR START OF TEXT STRING
    LEAY TEXTEN,PCR END OF TEXT STRING
    PSHS Y,X
    LEAY FAT,PCR START OF PATTERN
    ldU *DELTAD FOINT AT OFFSET TABLE
    LDA *FATLEN GET PATTERN LENGTH (.LE. 255!)
    PSHS U,Y,A
    BSR SLSS
    LEAS 5.5
    BRA *
* BOYER + MOORE, *A FAST STRING SEARCHING
        ALGORITHM" COMM. ACM VOL.20 NO.10.
        OCT. '77 PP.762-772.
    *
    * (SP+O) = RETURN (H)
                                RETURN (L)
* (SF+2) = PATLEN
* (SF+3) = PAT (H)
* PAT (L)
* (SP+5) = DELTAQ (H)
* DELTAO (L)
*(SF+7)= TEXT (H)
* TEXT (L)
* (SF+9) = TEXTEN (H)
* TEXTEN (L)
* INITIALIZE DELTAO TABLE
SLSS LDA 2.S GET PATTERN LENGTH
SE{ STA ,U+ ,
2
```

00311160 C AG 62
00312 160 CE
003131610 A7
$0031416125 A$
003151613 EE
FB
00316
00317
003181615 EG G2
03191617 EE 65
003201615 5A
00321 161A AG
00322 161C 84
00323 161E E7
0932416205 D
00325162126
00292
00293
00294
00295
00296
00297
00298
00239
00300
00301
00302
00303
00304
00305
00306
00307
00308
00305
00310
2
80
Ce
5
2
6
2
3

| 00328 | 1623 | 31 | $3 F$ | 5 |
| :--- | :--- | :--- | :--- | :--- |
| 00329 | 1625 | $16 A F$ | 63 | 7 |
| 00330 | 1628 | AE | 67 | 6 |
| 00331 | $162 A$ | 4 F |  | 2 |
| 00332 | 162 E | E 6 | 62 | 5 |



| 00365 | $164 E$ | 50 |
| :--- | :--- | :--- |
| 00366 |  | 0008 |
| 00367 | 1656 | 20 |
| 00368 | $166 C$ | 50 |
| 00369 |  | 1682 |


| PAT | FCC | PATTERN |
| :--- | :--- | :--- |
| PATLEN | EQU | H-PAT |
| TEXT | FCC | A STERN EXAMPLE OF A |
|  | FCC | FATTERN SEARCH IN TEXT. |
| TEXTEN EQU | $*-1$ |  |

```
AUSTIN,TEXAS--MICROCOMPUTER CAPITAL OF THE WORLD!
M6800-M6809 CROS5-AS5EMRLER 2.2
PAGE 012 BENCHIES
\begin{tabular}{lllllll}
00372 & 1683 & \(C C\) & 0005 & 3 & LDD & \#LONG/Z \\
00373 & 1686 & 30 & \(8 D 0019\) & 9 & LEAX & ORIGIN,PCR \\
00374 & \(168 A\) & 31 & \(8 D 001 F\) & 9 & LEAY & DESTrPCR \\
00375 & \(168 E\) & \(8 D\) & 02 & 7 & BSR & DCFY \\
00376 & 1690 & 20 & FE & 3 & ERA & \(*\)
\end{tabular}
```



```
\begin{tabular}{|c|c|c|c|c|c|}
\hline 00391 & 16 A3 & 01 & ORIGIN & FCE & 1,1,2,3,4,5,6,7,8,5 \\
\hline 00392 & 16 AD & 00 & DEST & FCE &  \\
\hline 00393 & & 000a & LONG & EQU & 10 \\
\hline
\end{tabular}
```


### 6.3 SYSTEM EXAMPLE -- MTEST

MTEST is a nice, fast (proportional to $N$ rather than $N^{2}$ ) memory test system. The package has self-contained I/O routines, is completely position-independent, and uses no absolute RAM (all parameters and temporary variables exist on the stack).

Note the use of LEA to point at text strings in a position-independent manner. Note also the use of a branch table near the start of the program which allows external access to internal subroutines. This allows MTEST to be updated without requiring changes in code that may use MTEST subroutines. And note that the I/O routines use absolute values on the stack to point at I/O devices. By using a PROM to set up these values (and the stack pointer itself), the same code can be used in a large number of diverse systems.

The User Stack Pointer is used to mark the original top of the stack (the stack bottom for this system) so that temporary locations may be accessed with similiar offsets from different subroutine levels. The stack mark technique also allows the unstructured system-abort technique which requires no knowledge of present subroutine level to completely clean up the stack.

```
AUSTIN,TEXAS--MICROCOMPUTER CAPITAL OF THE WORLD!
ME800-ME8@g CROS5-ASSEMBLER 2.2
PAGE 001 MTESTG PSEUDO-RANDOM MEMORY TEST
```

00001
00003
00004
00005
00006
00007

00009
00610
00011
00012
00013
00014
00015
00016
00017
00018
0edis
00020
00021
00022
00023
00024
00025
00026
00027
0022
00025
00030
00031
00032
00033
00034
00035
00036
00037
00038
00039
00040
00041
00042
00043
00044
00045
00046
0.047

00048
00049
00050
00051
00052
00053

NAM MTESTS
＊
＊ $3.1 / 03 / 08 / 78 / T F R+W M K$

MTESTG IS A FAST MEMORY TEST SYSTEM．IT HAS SELF－CONTAINED［ $/ O$ ，IS COMPLETELY POSITION－ INDEFENDENT，AND USES NO ABSOLUTE RAM．IT MAY EE PLACED IN UNDER $1 K$ OF ROM．

MTESTG IS ENTERED AT ITS FIRST LOCATION， AND ASKS FOF STAFT SSTOF ADDRESSES FOR THE TEST．THE LAST FOUR HEX CHARS BEFORE \＆CR， ARE ACCUMULATED；A NULL ENTRY PRESERVES THE ORIGINAL ADDRESSES．IF AN AM＇IS EMTERED， MTESTS WILL COPY ITSELF INTO A NEW LOCATION EEGINNING AT THE CURRENT START ADDRESS，AND RESTART AT THAT ADDRESS．

HTESTS STORES A SEQUENCE OF BYTES THROUGH－ OUT THE MEMORY TEST AREA．THEN COMPARES THE RECOVERED SEGUENCE TO THE INTERNALLY－GENERATED SEQUENCE．ANY ERRORS CAUSE DISPLAY OF THE ERROR ADDRESS AND THE BITS IN ERROR；ALL STUCK EITS AND IMFROPER ADDRESS－DECODE ERRORS CAN BE FOUND，AND SOME FATTERN－SENSITIVITIES ARE ALSO EXERCISED．AN＇X＇IS FRINTED FOR EACH FASS THROUGH MEMORY；EIGHT $X$＇S IS A FUNCTIONAL TEST，AND＇ALL DONE！＇WILL PRINT AFTER THE FULL SEQUENCE OF 211 FASSES；THEN MTESTS WILL START OVER．AN SESC，ALWAYS RESTARTS MTESTS；〔CONTROL $X$ 〉 ALWAYS RETURNS TO THE CALLING SYSTEM（MAID，IN THE EXORC［SOR）．

A SHORT INITIALIZATION ROUTINE IS USED TO CONFIGURE MTESTS FOR THE EXORCISOR；CONTROL THEN FALLS INTO MO，WHICH IS THE GENERAL TEST SYSTEM．DIFFERENT HARDWARE CONFIGURATIONS NEED ONLY SET UP THE STACK，PUSH A ZERO MODE EYTE，FUSH THE AESOLUTE ADDRESSES OF THE ACIA CONTROL AND DATA PORTS．THEN CALL TVMO AT MTEST＋3．ALTERNATELY，FUSHING A NON－ZERO MODE BYTE AND ABSOLUTE ADDRESSES OF INFUT AND OUTFUT ROUTINES HILL ALLOW ALL I 10 TO BE DONE EXTERNALLY（NOTICE THE SPECIAL PARAMETER REQUIREMENTS OF INCH：ACCA IS SENT TO INCH AS A FARAMETER．IFF ET OF ACCA IS O，INCH WILL WAIT FOR A NEW CHAR．IFF ACCA＝0，INCH WILL ECHO CHAR TO OUTCH．INCH RETURNS THE RECOVERED CHAR IN ACCA．
AUSTIN,TEXAS--MICROCOMPUTER CAPITAL OF THE WORLD

M6800-M680S CROSS-ASSEMBLER 2.2
PAGE dOE MTESTS PSEUDO-RANDOM MEMORY TEST

| 00056 | F11E | MAID | EQU | $\$ F 11 E$ | REENTRY ADDRESS |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 00057 | $000 D$ | CR | EQU | $\$ 0 D$ | ASCII CR |
| 00058 | $0 D 0 A$ | CRLF | EQU | $\$ 0 D Q A$ | ASCII CRLF |
| 00059 | 0018 | CTLX | EQU | $\$ 18$ | ASCII CANCEL (CONTROL X) |
| 00060 | $001 B$ | ESC | EQU | $\$ 1 B$ | ASCII ESCAPE |
| 00061 | 0020 | SPACE | EQU | $\$ 20$ | ASCII SFACE |
| 0062 | 0024 | STACKS EQU | $\$ 24$ | STACK AREA (MAX SIZE) |  |

00064

FCF4 FCF5

00067
00068
0080
00069
00070
00071
00072
00073
00074
00075
00077
00078
00079
00080
00081
00082
00083
00084
00085

0040
0020
0010
0008
0004
0002
0001

007 F
00 BF 00 DF OOEF QOF? QOFB $0 Q F D$ QOFE

ACIAC EQU *FCF4 ACIAD EQU *FCFS

ACIA CONTROL REGISTER ACIA DATA REGISTER

| AUST <br> M6800 | N,TEXA M6809 |  | $\begin{aligned} & \text { IICROC } \\ & \text { SS-AS } \end{aligned}$ | MPUTE EMELE | $\begin{aligned} & \text { R CAPITA } \\ & R 2.2 \end{aligned}$ |  | THE WORL |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PAGE | 003 |  | TESTS | PSEUD | DO-RANDOA | OM MEM | MORY TEST |  |
| 00088 | 0400 |  |  |  |  | ORG | \$0400 | POSITION INDEPENDENT |
| 00089 | 0460 | 16 | $603 F$ | 5 | MTEST | lera | ME |  |
| 00091 |  |  |  |  | * |  |  |  |
| 00092 |  |  |  |  | * Trar | NSFER | VECTORS |  |
| 00093 |  |  |  |  | * |  |  |  |
| 00094 | 0403 | 16 | 0040 | 5 | tume | LBRA | MO | GENERAL PURPOSE ENTRY |
| 00095 | 0406 | 16 | 0280 | 5 | tvinia | LBRA | INITAC | INIT. ACIA |
| 00096 | 0409 | 16 | 0281 | 5 | TVGCH | LBRA | GCH | GET PRESENT CHAR IN ACCA |
| 00097 | 040 C | 16 | 0300 | 5 | TVINCH | LBRA | INCH | A=O FOR ECHO, EITT=0 FOR WAIT |
| 00098 | 840 F | 16 | Q2F7 | 5 | TVINNF | LBRA | INCHNP | CHAR W/O PARITY IN ACCA |
| 00099 | 0412 | 16 | 0310 | 5 | TVINIH | LBRa | INIH | CHR IN A, HEX IN B, NEG IF bad |
| 00100 | 0415 | 16 | 0207 | 5 | TVINAD | LERA | [ NADDR | GET CHARS UNTIL NON-HEX |
| 00101 | 0418 | 16 | 01 AB | 5 | TVBEGE | LERA | EEGEND | GET ADDRESSES IN $0, X-3, \mathrm{X}$ |
| 00103 | 041 B | 16 | 0241 | 5 | tvout | LERA | OUT | SEND CHAR FROM ACCA NOW |
| 00104 | 041E | 16 | 0283 | 5 | TVOUTC | Lera | OUTCH | SEND CHAR WHEN READY |
| 00105 | 0421 | 16 | Q29A | 5 | TVHEXL | LERA | CHEXL | CONVERT ACCA MSN TO HEX (ASCII) |
| 00106 | 0424 | 16 | e298 | 5 | TVHEXR | LERA | CHEXR | CONVERT RIGHT NYBBLE |
| 00107 | 0427 | 16 | O2A5 | 5 | tVoute | Lbra | OUTEH | SEND 2 HEX (IX) |
| 00188 | 042A | 16 | Ozac | 5 | TVOUT4 | Lera | OUT4H | SEND 4 HEX (IX) |
| 00109 | 0420 | 16 | g2af | 5 | tupdat | LBRA | PDATA | SEND CRLF, DATA |
| 00110 | e430 | 16 | ezab | 5 | TVPDA1 | LERA | pdatal | SEND DATA ...THRU MSR=1 |
| 00111 | 8433 | 16 | 0288 | 5 | TVPCRL | LBRA | PCRLF | SEND CRLF Nulls |
| 00112 | 0436 | 16 | 02 Cs | 5 | TVFEF | LEFA | REFEAT | SEND ACCA, B TIMES |
| 00113 | 0439 | 16 | 02 C 4 | 5 | TVRSR | LERA | RSpace | SEND SFACE, E TIMES |
| 00115 | 043C | 16 | 0125 | 5 | TVFRIN | LBRA | PRINEI | SEND ACCE AS BINARY |
| 00116 | 043 F | 16 | 0116 | 5 | TVRAND | LBRA | Rand | PSEUDO-RANDOM ACCA |


| 00118 |  |  |  |
| :---: | :---: | :---: | :---: |
| 00119 |  |  |  |
| 00120 |  |  |  |
| 00121 |  |  |  |
| 00122 |  |  |  |
| 00123 |  |  |  |
| 00124 |  |  |  |
| 00125 | 0442 | 32 | 8 CBB |
| 00126 | 0445 | EF | E2 |
| 00127 | 0447 | CE | FCF4 |
| 00128 | 044A | $108 E$ | FCFS |
| 00125 | 044 E | BE | Fife |
| 00138 | 0451 | 34 | 70 |



| 00137 |  |
| :--- | :--- |
| 00138 |  |
| 00139 |  |
| 00140 | $000 E$ |
| 00141 | 0004 |
| 00142 | 0004 |
| 00143 | 0002 |
| 00144 | 0002 |
| 00145 | 0000 |
| 00146 | $F F F F$ |
| 00147 | $F F F E$ |
| 00148 | $F F F D$ |
| 00149 | $F F F B$ |
| 00150 | $F F F G$ |
| 00151 | $F F F Q$ |
| 00152 | $F F F 7$ |
| 00153 |  |




AUSTIN,TEXAS--MICROCOMPUTER CAPITAL OF THE WORLD!
ME800-M6805 CROSS-ASSEMELER 2.2
PAGE OOG MTESTS PSEUDO-RANDOM MEMORY TEST

00230
0.0231

00232
00233
00234

| 00235 | $04 F 7$ | $6 A$ | $5 D$ |
| :--- | :--- | :--- | :--- |
| 00236 | $04 F 5$ | 26 | 07 |
| 00237 | $04 F B$ | 86 | 40 |
| 00238 | $04 F D$ | $A 7$ | $5 D$ |
| 00239 | $04 F F$ | 17 | $01 E C$ |
| 00240 | 0502 | 86 | $5 B$ |
| 00241 | 0504 | 16 | $019 D$ |

## *

* PRINT AN $\times$ FOR EACH PATTERN-TEST
* 
* BLOWS A

范

| 7 | PRNTX | DEC | XCOUNT, U LINE FULL? |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 3 |  | BNE | FRI | NO, NEED NO CRLF |  |
| 2 |  | LDA | \#E4 | CRLF IMPLIES NEW CHAR CNT |  |
| 5 |  | STA | XCOUNT,U |  |  |
| 9 |  | LESR | FCRLF |  |  |
| 2 | PR1 | LDA | *'X |  |  |
| 5 |  | LBRA | OUTCH | FRINT $X$ |  |





```
AUSTIN,TEXAS-MICROCOMPUTER CAPITAL OF THE WORLD!
M6800-M6805 CROSS-ASSEMBLER 2.2
PAGE 008 MTESTS FSEUDO-RANDOM MEMORY TEST
```

00316
00317
00318
00319
00320
$00321058830 \quad 59$

00322058 A 17
00323058 D 30 8D 01FB 9
003240591 AC $59 \quad 7$
$003250593 \quad 25 \quad 18 \quad 3$

| 00327 | 0595 | 30 | $8 D$ | $F E 67$ | 9 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 00328 | 0599 | 30 | 88 | $D C$ | 6 |
| 00329 | $059 C$ | AC | 59 |  | 7 |


| 00330 | $055 E$ | 23 | 04 |
| :--- | :--- | :--- | :--- |

$0033205 A 0$ AC $5 B \quad 7$
00333 05A2 22 69 3
00334054430
$0033505 A 817$
$0033605 A B 20$

00338 05AD 39

00340 O5AE 44
00341 05C5 AO

44

00343
00344
00345
00346
00347
00348
00349
00350
00351
00352 65CE 34 06
00353 05C8 BD 1F
$0035405 C A 30$
00355 05CC 8D
00356 05CE EC
00357 05D0 A3
00358050225
00359 05D4 35

DANMSG FCC /DON'T OVERWRITE MTESTS!/
FCB $\quad$ AO

GETAD GETS ADDRESSES INTO $0, X-3, X$. GOES AGAIN IF TEST WOULD OVERWRITE MTESTS.
莱
GETAD LEAX BEGAD,U
LESR BEGEND
LEAX FGMEND,PCR END OF MTEST
CMFX BEGAD,U BLO OK TESTING AFTER MTEST

LEAX MTEST,FCR START OF MTEST LEAX -STACKS:X ENCLOSE THE STACK CMPX BEGAD,U BLS NOFE TESTING INSIDE MTEST!

CMPX ENDAD,U
BHI OK
LEAX DANMSG,PCR DANGER MESSAGE! LESR FDATA BRA GETAD

5 OK RTS




```
AUSTIN,TEXAS--MICROCOMPUTER CAPITAL OF THE WORLD!
```

ME800-ME809 CROSS-ASSEMBLER 2.2
PAGE 010 MTESTS PSEUDO-RANDOM MEMORY TEST

00415
00416
00417
00418
00415
00420
00421
00422
00423
00424 061F $3410 \quad 6$
$004250621 \quad 17$ OOAS 9
004260624 C6 02
00427 0626 17 00D7 9
$004280625 \quad 3510 \quad 6$
$00429062 \mathrm{~B} \quad 17 \quad 0104$ 9
00430 OE2E 2B 13 3
$0043106306 \mathrm{~F} \quad 84 \quad 6$
004320632 EF 017
$00433063420 \quad 05$
00434 0E3E 17 00Fs
$0043506392 B \quad 08$
00436 063E 8D 99
00437 OESD EA 01
00438 063F E7
00439064120 F3
00440064381 OD
00441064539
*

* INADDR INfuts hex address from keyboard
* UNTIL NON-HEX. RETURNS NON-HEX IN
* acca and also z=1 lff cR.
* Last 4 chars are collected

IN EINARY AT O,X AND $1, X$.
BLONS A, B
INADDR PSHS $x$
LBSR OUT4H FRESENT ADDRESS
LDR +2
LBSR RSPACE
PULS $x$
LESR IN1H GET CHAR IN A, HEX IN B BMI INAE RETURN IFF NOT HEX CLR O, X INITIALIZE ADDR=0
CLR $1, X$
bra ina3 is hex, so accumulate
LESR INIH GET CHAR IN A, HEX IN B
bMI INAZ RETURN IFF NOT hex
bSR ASLm4 MaKE a place
ORE $1, x$ CATENATE hex
STB 1, X
BRA INA1
INAZ CMFA \#CR RETURN $Z=1$ IFF CR

| 00443 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 00444 |  |  |  |  |
| 00445 |  |  |  |  |
| 00446 | 0646 | 30 | $8 D$ | $F D B 6$ |
| 00447 | $064 A$ | 34 | 40 | 6 |
| 00448 | $064 C$ | $E E$ | 59 | 6 |
| 00449 | $064 E$ | $108 E$ | $038 D$ | 4 |
| 00450 | 0652 | $A E$ | 80 | 6 |
| 00451 | $0 E 54$ | $A 7$ | $C 0$ | 6 |
| 00452 | 0656 | 31 | $3 F$ | 5 |
| 00453 | 0658 | 26 | $F 8$ | 3 |
| 00454 | $065 A$ | 35 | 40 | 6 |
| 00455 | $0 E 5 C$ | $6 E$ | $D 8$ | $F 9$ |

```
0 0 4 5 7
00458
00459
00460 065F AT DS 02
0461 0662 39
```

| * |  |  |
| :--- | :--- | :--- | :--- |
| * OUT | SENDS CHAR NOW |  |
| * |  |  |
| 9 OUT | STA | [CIAD,U] |
| 5 | RTS |  |

```
AUSTIN,TEXAS--MICROCOMPUTER CAPITAL OF THE WORLD!
```

M6800-M6809 CROSS-ASSEMBLER 2.2
PAGE O11 MTESTG PSEUDO-RANDOM MEMORY TEST

| 00464 |  |  |  |  | * |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00465 |  |  |  |  | - CKESC CHECKS FOR ESCAFE OR CONTROL $X$ |  |  |  |  |  |
| 00466 |  |  |  |  | * | ESC RETURNS $Z=1$ (RESTART MEMTEST) |  |  |  |  |
| 00467 |  |  |  |  | * | CTLX = | RETURN ( | JUMF TO M | MA(D) |  |
| 00468 |  |  |  |  | * |  |  |  |  |  |
| 00469 | 0663 | 34 | 04 | 5 | CKESC | FSHS | E |  |  |  |
| 06470 | 0665 | EG | 58 | 5 |  | LDE | NUCH,U | SET UP |  |  |
| 00471 | 0667 | E7 | 57 | 5 |  | STE | OLCH, ${ }^{\text {O }}$ | SOFTWARE | E EDGE-DETE | CTOR |
| 00472 | OEES | $1 E$ | 85 | 7 |  | EXG | A, E |  |  |  |
| 00473 | OEEB | 86 | 80 | 2 |  | LDA | * \$80 | GET CHAR | R NOW |  |
| 00474 | B6ED | 17 | 009F | 9 |  | LBSR | INCH | (NO ECHO | 0 ) |  |
| 00475 | 0670 | $1 E$ | 89 | 7 |  | EXG | A, E |  |  |  |
| 00476 | 0672 | C4 | 7F | 2 |  | ANDB | \#\#7F |  |  |  |
| 00477 | 0674 | E7 | 58 | 5 |  | STE | NUCH, |  |  |  |
| 00478 | 0676 | C. 1 | 18 | 2 |  | CMFE | \# ${ }^{\text {cTLX }}$ |  |  |  |
| 00479 | 0678 | 26 | 03 | 3 |  | ENE | CK1 | ABORT MT | TESTS PACKA | GE? |
| 00480 | 067A | 32 | C4 | 4 |  | LEAS | $0, \mathrm{U}$ | FUNNY TF | FR U,S |  |
| 00481 | 067 C | 39 |  | 5 |  | RTS |  | RETURN | TO CALLING | SYSTEM |
| 00483 | 067D | Cl | 1 E | 2 | CK1 | CMFE | \#ESC | IS THE N | NEW CHAR ES | C? |
| 00484 | Q67F | 26 | 0 A | 3 |  | ENE | くkこ |  |  |  |
| 00485 |  |  |  |  | * HE | ACCE | $=\mathrm{NUCH}=$ | ESC |  |  |
| 00486 | 0681 | E1 | 57 | 5 |  | CMFE | OLCH, U | THE OLD | CHAR ALSO | ESC? |
| 00487 | 0683 | 27 | 06 | 3 |  | EEO | CK2 | RESTART | IFF FIRST | ESC CHAR |
| 00488 | 0685 | 1F | 34 | 6 |  | TFR | U. 5 | ABSOLUTE | ES REMAIN |  |
| 00489 | 0687 | EE | 8 D FDC8 | 8 |  | JMP | MO, PCR | FUNNY LER | ERA M0 |  |
| 00491 | 0E8B | 35 | 84 | 7 | CK2 | PULS | $B, F C$ | RETURN | HO ACTION |  |




AUSTIN, TEXAS--MICROCOMPUTER CAPITAL OF THE WORLDI
M6800-ME809 CROSS-ASSEMELER Z. 2
PAGE OLZ MTESTS PSEUDO-RANDOM MEMORY TEST

| 00517 |  |  |  |
| :---: | :---: | :---: | :---: |
| 00518 |  |  |  |
| 00515 |  |  |  |
| 00520 |  |  |  |
| 00521 |  |  |  |
| 00522 |  |  |  |
| 00523 | 06A4 | 8 A | 80 |
| 00524 | QEAE | ED | $4 E$ |
| 00525 | 0EA8 | 27 | 03 |
| 00526 | CEAA | EE | D8 02 |
| 00527 | egad | 34 | 04 |
| 00528 | OEAF | EG | D8 64 |
| 00529 | OEE2 | C4 | 02 |
| 00530 | O6E 4 | 27 | F9 |
| 00531 | OEEE | A 7 | D8 02 |
| 00532 | QEBS | 17 | FFAT |
| 00533 | OERC | 35 | 84 |

00535
00536
00537
00538
00539
00540
00541
00542
00543 OEBE 44
00544 EEEF 44
00545 OECO 44
$0054 \mathrm{EEC1} 44$
00547 06C2 84
00548 0EC4 8B
00549 OECE 81
00550 OEC8 23
00551 0ECA EB
00552 OECC 39

| 00554 |  |  |  |
| :---: | :---: | :---: | :---: |
| 00555 |  |  |  |
| 00556 |  |  |  |
| 06557 |  |  |  |
| 00558 |  |  |  |
| 00559 |  |  |  |
| 00560 |  |  |  |
| 00561 | QECD | 8 D | 00 |
| 00562 | BECF | A6 | 80 |
| 00563 | O6D1 | 34 | 02 |
| 00564 | Q6D3 | 8D | ES |
| 00565 | OEDS | 17 | FFCC |
| 00566 | QED3 | 35 | Q2 |
| 00567 | OEDA | 8 D | EE |
| 00568 | QEDC | 16 | FFC5 |

OF
30
35
02
07



```
*
* OUT4H DOES OUTEH TWICE
OUTZH SENDS ([X) AS
        2 ASCII HEX CHARS.
* 2 ASCII HEX CHARS.
* BLOWS A, MOVES X
**
OUT4H ESR OUTEH 2H }\times2=4
OUT己H
            LDA ,
            FSHS A
            BSR CHEXL
                        LESR OUTCH
                        FULS A
                        ESR CHEXR GET LS BYTE
                        LERA OUTCH SEND IT
```

```
AUSTIN,TEXAS--MICROCOMPUTER CAPITAL OF THE WORLD!
M6800-ME805 CROSS-A5SEMBLER 2.2
PAGE O13 MTESTS PSEUDO-RANDOM MEMORY TEST
00571
00572
00573
00574
00575 06DF 8D 0D
00576
00578
00575
00580 06E1 34 12
0581 0GE3 AG 84
00582 06ES 17 FFBC
00583 06E8 6D 80
00584 06EA 2A F7
00585 06EC 35 92
    * (IX) IS START
    * ET = 1 IS LAST CHAR PRINTED
7FDATA ESR FCRLF
    * FALL INTO PDATA1
\begin{tabular}{rr} 
& \(*\) \\
7 & * \\
7 & \(F\) \\
9 & \\
8 & \\
3 & \\
9 &
\end{tabular}
*
* PDATA PRINTS CRLF, TEXT STRING
\begin{tabular}{|c|c|c|c|c|c|}
\hline PDATA1 P & \multicolumn{2}{|l|}{1 PRINTS TEXT} & \multicolumn{3}{|l|}{STRING} \\
\hline PDATAI & PSHS & \(A, X\) & SAVE STA & TE & \\
\hline FD1 & LDA & , X & GET A CH & HAR & \\
\hline & LESR & OUTCH & SEND IT & & \\
\hline & TST & , X + & TEST MSE & & \\
\hline & BFL & FD1 & ANOTHER & CHAR I & IF B7=0 \\
\hline & PULS & \(A, X, P C\) & RECOVER & STATE. & , RETURN \\
\hline
\end{tabular}
```

* 

```
*
* PRINT CRLF
* PRINT CRLF
PCRLF PSHS }X\mathrm{ SAVE PRESENT }
PCRLF PSHS }X\mathrm{ SAVE PRESENT }
    LEAX TCRLF,PCR POINT AT CRLF TEXT
    LEAX TCRLF,PCR POINT AT CRLF TEXT
    ESR PDATA1 PRINT IT
    ESR PDATA1 PRINT IT
    PULS X,PC RECOUER STATE, RETURN
    PULS X,PC RECOUER STATE, RETURN
TCRLF FDB CRLF
TCRLF FDB CRLF
            FCE O,,,#80
```

```
            FCE O,,,#80
```

```

```

AUSTIN,TEXAS--MICROCOMPUTER CAPITAL OF THE WORLD!
M6800-M6809 CROSS-ASSEMELER Z.Z
PAGE O14 MTESTS PSEUDO-RANDOM MEMORY TEST

```

00619
00620
00621
00622
\begin{tabular}{|c|c|c|c|}
\hline 00623 & & & \\
\hline 00624 & 070F & 6D & 46 \\
\hline 00625 & 0711 & 27 & 03 \\
\hline 00626 & 0713 & 6E & D8 04 \\
\hline 00627 & 0716 & 4D & \\
\hline 00628 & 0717 & 2A & 03 \\
\hline 00629 & 0715 & 16 & FF71 \\
\hline 00630 & 071 C & 34 & 02 \\
\hline 00631 & 071 E & A6 & D8 04 \\
\hline 00632 & & & \\
\hline 00633 & 0721 & 44 & \\
\hline 00634 & 0722 & 24 & FA \\
\hline 00635 & 6724 & A6 & E 0 \\
\hline 00636 & 0726 & 26 & 0 E \\
\hline 00637 & 0728 & AE & D8 02 \\
\hline OE38 & 72 E & \(1 E\) & F7 \\
\hline
\end{tabular}

00640 072E A6 D8 02
\(006410731 \quad 39\)
\begin{tabular}{llll}
00643 & & \\
00644 & & & \\
00645 & & & \\
00646 & & & \\
00647 & & \\
00648 & 0732 & \(8 D\) & 05 \\
00649 & 0734 & \(1 F\) & 89 \\
00650 & 0736 & 17 & \(F F Z A\) \\
00651 & & & \\
00652 & & & \\
00653 & 0739 & \(C 1\) & 30 \\
00654 & \(073 B\) & 25 & 11 \\
00655 & \(073 D\) & \(C 1\) & 39 \\
00656 & \(073 F\) & 23 & \(0 A\) \\
00657 & 0741 & \(C 1\) & 41 \\
00658 & 0743 & 25 & 09 \\
00659 & 0745 & \(C 1\) & \(4 E\) \\
00660 & 0747 & 22 & 05 \\
00661 & 0749 & \(C 0\) & 07 \\
00662 & \(074 B\) & \(C 4\) & \(0 F\) \\
00663 & \(074 D\) & 39 & \\
00664 & \(074 E\) & \(1 A\) & 08 \\
00665 & 0750 & 39 &
\end{tabular}

*
* INIH WAITS FOR NEW CHAR FROM ACIA IN ACCA. * THEN TRANSLATES CHAR TO HEX IN ACCB.
* INIH RETURNS NEG IFF NOT HEX.
*
\(\rightarrow\) INIH BSR INCHNF WAIT FOR CHAR AND ECHO TFR A, B LESR CKESC
*
* CHECK AND CONVERT FOR VALID HEX CHAR 2 CMPINF CMPE *" 0 CMFB *'5 ELS INGD CMPE \#'A ELO INEAD CMPB \#'F BHI SUBB * ANDB \# RTS ORCC \(\# N\)
\(N\)

INEAD EAD IF UNDER ASCII O

GOOD IF 0-9
BAD IF BETWEEN 5,A

BAD IF OVER F LETTERS TO EINARY RETURN POS IFF GOOD

RETURN NEG IFF BAD RTS

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline 06677 & \multicolumn{10}{|c|}{*} \\
\hline 0067 & & & & & \multicolumn{6}{|l|}{VERFGM VERIFYS PROGRAM CORRECTNESS EY} \\
\hline 0067 & & & & & * C & \multicolumn{5}{|l|}{COMPUTING FARITY OVER ENTIRE PGM} \\
\hline 00686 & & & & & * & PGM H & AS EEEN MAD & DE ODD FAR & ITY) & \\
\hline 00681 & & & & & * & & & & & \\
\hline 00682 & 075A & 30 & 8D 002E & 9 & VERPGM & LEAX & PGMEND, PCF & R LAST AD & DRESS & \\
\hline 00683 & 075E & 34 & 10 & \(E\) & & FSHS & X & ( PARITY EY & YTE) & \\
\hline 00684 & 0760 & 30 & \(8 \mathrm{DFC9C}\) & 9 & & LEAX & MTEST, PCR & & & \\
\hline 00685 & 0764 & 4F & & 2 & & CLRA & & & & \\
\hline 00686 & 0765 & A8 & 80 & 6 & VER1 & EORA & . \(\times+\) & & & \\
\hline 00687 & 0767 & \(A C\) & E4 & \(E\) & & CMFX & 0.5 & DONE? & & \\
\hline 00688 & 0769 & 23 & FA & 3 & & BLS & VER1 & & & \\
\hline 00689 & 076B & 32 & 62 & 5 & & LEAS & 2.5 & CLEAN UP ST & STACK & \\
\hline 00690 & 076D & 4 C & & 2 & & INCA & & ODD FARITY & NOW & \(0 \cdot 5\) \\
\hline 00691 & \(076 E\) & 27 & 09 & 3 & & EEQ & VERZ & NORMAL RET & URN & \\
\hline 00692 & 0770 & 30 & 80 000E & 9 & & LEAX & VERMSG, PCF & & & \\
\hline 00693 & 0774 & 17 & FF68 & 9 & & LBSR & FDATA & & & \\
\hline 00694 & 0777 & \(1 F\) & 34 & 6 & & TFR & U, 5 & RETURN TO & MAIN & SYETEM \\
\hline 08695 & 0775 & 39 & & 5 & VER2 & RTS & & & & \\
\hline 00697 & 077 A & & 49 & & VERMSG & FCC & /INVALID & PGM LOAD! & & \\
\hline 00698 & 078 B & & AO & & & FCE & \# \({ }^{\text {P }}\) & & & \\
\hline 00700 & 0780 & & 93 & & PGMEND & FCB & * 53 & ODD PARITY & EYTE & \\
\hline
\end{tabular}

AUSTIN,TEXAS-MICROCOMPUTER CAPITAL OF THE WORLD!
M6800-ME805 CROSS-ASSEMBLER 2.2
PAGE 016 MTESTG FSEUDO-RANDOM MEMORY TEST

00702 END
TOTAL ERRORS 00000
TOTAL WARNINGS 00000

\subsection*{7.0 PROGRAMMING TRICKS 'N TREATS}

\subsection*{7.1 INSTRUCTION EQUIVALENTS}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{5}{*}{JMP} & \(0, \mathrm{x}\) & \(=\) & TFR & \(X, P C\) \\
\hline & & \multirow[t]{2}{*}{\(=\)} & PSHS & \(x\) \\
\hline & & & PULS & PC \\
\hline & & \multirow[t]{2}{*}{\(=\)} & PSHS & \(x\) \\
\hline & & & \multicolumn{2}{|l|}{RTS} \\
\hline LBRA & CAT & \(=\) & JMP & CAT, PCR \\
\hline LBRA & *+5 & \(=\) & JMP & 2, PC \\
\hline LBSR & DOG & = & JSR & DOG, PCR \\
\hline LDX & \#PIG & \(\approx\) & LEAX & PIG, PCR \\
\hline & & & & \\
\hline \multicolumn{3}{|l|}{the loaded value will not change when executed in different locations} & \multicolumn{2}{|l|}{the loaded value will change when executed in different locations} \\
\hline PSHS & A & & STA & , -S \\
\hline \multicolumn{3}{|l|}{(shorter)} & \multicolumn{2}{|l|}{(affects flags)} \\
\hline PULS & A & & LDA & , S+ \\
\hline \multicolumn{3}{|l|}{(shorter)} & \multicolumn{2}{|l|}{(affects flags)} \\
\hline \multirow[t]{5}{*}{RTI} & & \(\approx\) & PULS & ALL \\
\hline & & \multirow[t]{4}{*}{=} & TST & 0, S \\
\hline & & & BMI & RAT \\
\hline & & & PULS & CC, PC \\
\hline & & & PULS & ALL \\
\hline
\end{tabular}

\section*{7.1 (Continued)}
\begin{tabular}{|c|c|c|c|c|c|}
\hline RTS & & \(=\) & & PULS & PC \\
\hline SEX & & \(=\) & & CLRA & \\
\hline & & & & TSTB & \\
\hline & & & & BPL & COW \\
\hline & & & & DECA & \\
\hline & & & COW & EQU & * \\
\hline & & \(=\) & & CLRA & \\
\hline & & & & TSTB & \\
\hline & & & & BPL & BULL \\
\hline & & & & COMA & \\
\hline & & & BULL & EQU & * \\
\hline & & \(=\) & & PSHS & \(x\) \\
\hline & & & & LDX & \# 0 \\
\hline & & & & LEAX & \(B, X\) \\
\hline & & & & TFR & \(X, D\) \\
\hline & & & & PULS & \(X\) \\
\hline SWI & & \(z\) & & PSHS & ALL \\
\hline & & & & JMP & [\$FFF8] \\
\hline & & \(=\) & & PSHS & ALL \\
\hline & & & & LDX & POSUM, PCR \\
\hline & & & & STX & 10, S \\
\hline & & & & JMP & [\$FFF8] \\
\hline & & & POSUM & EQU & * \\
\hline TFR & Y, X & \(=\) & & LEAX & \(0, Y\) \\
\hline & & & & (shor & \(r\), may affect flags) \\
\hline
\end{tabular}
7.2 COMPATIBLE MACROS
7.2.1 Monadic:
\begin{tabular}{ll} 
ASLD & ASLB \\
& ROLA
\end{tabular}

TSTA
\begin{tabular}{llll} 
CLRD & \(=\) & LDD & \#0 \\
CLRX & \(=\) & LDX & \(\# 0\) \\
DBNE MOOSE & \(=\) & DECB & \\
& & BNE & MOOSE
\end{tabular}

DDBN MOUSE
\(=\)
DECB
BNE MOUSE
DECA
BNE MOUSE

DECD
\(z\)
TSTB
BNE ROACH
DECA
ROACH DECB
\(\approx\)
\begin{tabular}{ll} 
EXG & \(D, X\) \\
LEAX & \(-1, X\) \\
EXG & \(D, X\)
\end{tabular}
\(\approx\)
TSTB
BNE DEI
DECA
DE1 DECB
BNE DE2
TSTA
DE2
EOU
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{19}{*}{7.2 .1} & \multicolumn{2}{|l|}{(Continued)} & & & & \\
\hline & \multirow[t]{7}{*}{INCD} & & \multirow[t]{4}{*}{\(z\)} & & INCB & \\
\hline & & & & & BNE & COON \\
\hline & & & & & INCA & \\
\hline & & & & \multirow[t]{4}{*}{COON} & EQU & * \\
\hline & & & \multirow[t]{3}{*}{\(\approx\)} & & EXG & D, X \\
\hline & & & & & LEAX & 1, X \\
\hline & & & & & EXG & D, X \\
\hline & \multirow[t]{4}{*}{JMP} & \multirow[t]{4}{*}{\([[0, x]]\)} & \multirow[t]{4}{*}{*} & & BRA & DBLIND \\
\hline & & & & \multirow[t]{3}{*}{DBLIND} & LDX & 0, X \\
\hline & & & & & LDX & \(0, \mathrm{x}\) \\
\hline & & & & & JMP & \(0, \mathrm{X}\) \\
\hline & \multirow[t]{3}{*}{LDDP} & \multirow[t]{3}{*}{\#VALU} & \multirow[t]{3}{*}{\(=\)} & & EXG & A, DP \\
\hline & & & & & LDA & \#VALU \\
\hline & & & & & EXG & A, DP \\
\hline & LDPC & CHICK & \(=\) & & JMP & [CHICK] \\
\hline & LEAPC & EEL & \(=\) & & JMP & EEL \\
\hline & \multirow[t]{2}{*}{LSRD} & & * & & LSRA & \\
\hline & & & & & RORB & \\
\hline
\end{tabular}
7.2.1 (Continued)
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{14}{*}{NEGD} & \multirow[t]{3}{*}{\(\neq\)} & COMA & \\
\hline & & NEGB & \\
\hline & & ADCA & \# 0 \\
\hline & \(z\) & COMA & \\
\hline & & COMB & \\
\hline & & ADDD & \# 1 \\
\hline & \(=\) & STD & BEE \\
\hline & & COM & BEE \\
\hline & & COM & BEE + 1 \\
\hline & & INC & BEE+1 \\
\hline & & BNE & BONNET \\
\hline & & INC & BEE \\
\hline & BONNET & BVS & ERR \\
\hline & & LDD & BEE \\
\hline \multirow[t]{5}{*}{NEGX} & \(=\) & EXG & D, X \\
\hline & & COMA & \\
\hline & & COMB & \\
\hline & & ADDD & \#1 \\
\hline & & EXG & D, X \\
\hline \multirow[t]{3}{*}{STDP DILLO} & \(=\) & EXG & A, DP \\
\hline & & STA & DILLO \\
\hline & & EXG & A, DP \\
\hline \multirow[t]{6}{*}{TGC (toggle carry)} & \(=\quad C\) & EQU & \$01 \\
\hline & & PSHS & A \\
\hline & & TFR & CC, A \\
\hline & & EORA & \# C \\
\hline & & TFR & A,CC \\
\hline & & PULS & A \\
\hline
\end{tabular}
7.2.1 (Continued)
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{7}{*}{TGC} & = & C & EQU & \$01 \\
\hline & & NOTC & EQU & \$FE \\
\hline & & & BCC & TOAD \\
\hline & & & ANDCC & \# NOTC \\
\hline & & & BRA & FROG \\
\hline & & TOAD & ORCC & \# C \\
\hline & & FROG & EQU & * \\
\hline
\end{tabular}
7.2.2 Dyadic:
\begin{tabular}{lll}
\(A D D B \quad A\) & \(=\) & \(P S H S\) \\
\((B+B+A)\) & \(A D D B\) &,\(S+\)
\end{tabular}

ADDD \(\quad X\)
\((D+D+X)\)
\(\neq\)
\(\neq\)
\(=\)
\(=\)
ADDX D
\((x+x+0)\)

ADDX \(\quad Y\)
\((X+X+Y)\)
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{3}{*}{} & \multirow[t]{3}{*}{=} & EXG & D, Y \\
\hline & & LEAX & D, X \\
\hline & & EXG & D, Y \\
\hline ANDA B & = & PSHS & B \\
\hline \((A+A \wedge B)\) & & ANDA & , S+ \\
\hline ANDB A & \(=\) & PSHS & A \\
\hline \((B+B \wedge A)\) & & ANDB & , S+ \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{7.2 .2} & \multicolumn{5}{|l|}{(Continued)} \\
\hline & BITA & & = & PSHS & B \\
\hline & (TEMP & A B & & BITA & , S+ \\
\hline & CMPA & B & = & PSHS & B \\
\hline & \multicolumn{3}{|l|}{\((T E M P \leftarrow A-B)\)} & CMPA & , S+ \\
\hline & CMPB & A & = & PSHS & A \\
\hline & \multicolumn{3}{|l|}{\((T E M P+B-A)\)} & CMPB & , \(\mathrm{S}^{+}\) \\
\hline & CMPX & \(Y\) & & PSHS & \(Y\) \\
\hline & \multicolumn{3}{|l|}{\[
(T E M P+X-Y)
\]} & CMP X & , S++ \\
\hline & \multirow[t]{2}{*}{EXG} & \multirow[t]{2}{*}{A, X} & \multirow[t]{2}{*}{=} & PSHS & A, B \\
\hline & & & & TFR & \(X, D\) \\
\hline & \multicolumn{2}{|l|}{\multirow[t]{3}{*}{\[
\begin{aligned}
& (A+X H \\
& (X+A: X L)
\end{aligned}
\]}} & & PULS & A \\
\hline & & & & TFR & D, X \\
\hline & & & & PULS & B \\
\hline & \multirow[t]{2}{*}{EXG} & \multirow[t]{2}{*}{\(B, X\)} & \multirow[t]{2}{*}{\(=\)} & PSHS & A \\
\hline & & & & PSHS & B \\
\hline & \multicolumn{2}{|l|}{\multirow[t]{4}{*}{\[
\begin{aligned}
& (B+X L \\
& (X+X H: B)
\end{aligned}
\]}} & & TFR & \(X, D\) \\
\hline & & & & PULS & B \\
\hline & & & & TFR & D, X \\
\hline & & & & PULS & A \\
\hline & \multirow[t]{2}{*}{JMP} & \multirow[t]{2}{*}{\(X, P C\)} & \multirow[t]{3}{*}{\(z\)} & TFR & PC, D \\
\hline & & & & LEAX & D, X \\
\hline & \multicolumn{2}{|l|}{\[
\begin{aligned}
& (P C+P C+X \quad) \\
& (\text { destroys } D, X)
\end{aligned}
\]} & & TFR & \(X, P C\) \\
\hline
\end{tabular}

7.2.2 (Continued)
\begin{tabular}{lll}
\(\operatorname{SUBX} \quad Y\) & \(\neq\) & SUBX \(\quad\), \\
\((X+X-Y)\)
\end{tabular}
\(=\)
\begin{tabular}{ll} 
PSHS & \(D\) \\
TFR & \(Y, D\)
\end{tabular}

COMA
COMB
ADDD \#1
LEAX D,X
PULS D
\begin{tabular}{|c|c|c|c|c|}
\hline TFR & A, \(X\) & = & PSHS & \(x\) \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\((X+A: X L)\)}} & & STA & 0, S \\
\hline & & & PULS & X \\
\hline TFR & B, \(X\) & = & PSHS & X \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{( \(\mathrm{X}+\mathrm{XH}: \mathrm{B}\) )}} & & STB & 1, S \\
\hline & & & PULS & X \\
\hline
\end{tabular}
- error return
(return to a different location if error--return with offset)

RTO


\section*{7.3 (Continued)}
- pass parameters in-line

7.3 (Continued)
- subroutine skips past in-line arguments after operating - system "interrupt"
\begin{tabular}{llll} 
WAY1 & LDX & \(7, S\) & RETURN PC \\
& LEAX & \(B, X\) & COMPUTED OFFSET \\
& STX & \(7, S\) & \\
WAY2 & AULS & ALL & \\
& & & \\
& LDX & \(7, S\) & RETURN PC \\
& LEAX & OFFSET,X & FIXED OFFSET \\
& STX & \(7, S\) & \\
& RTI & &
\end{tabular}
- alternate forms for loop construction


RTS

\section*{7.3 (Continued)}
- pass parameters in-line
\begin{tabular}{cll} 
(destroys X) LEAX & RTN, PCR \\
& PSHS & \(x\) \\
& LBRA & SUB \\
& FCB & MOO \\
& FCB & MEOW \\
& FCB & CRUNCH \\
RTN & EQU & \(*\)
\end{tabular}
- alternately

7.4 PROGRAMMING HINTS: Wise And Other Whys
\begin{tabular}{|c|c|c|c|}
\hline Go to co-routine & = & EXG & X, PC \\
\hline Call operating system & \(=\) & SWI & \\
\hline & & FCB & SQUID \\
\hline & & \[
\begin{aligned}
& \text { FCB } \\
& \{
\end{aligned}
\] & WHALE \\
\hline & & FCB & GNAT \\
\hline double exchange top-of-stack & \(z\) & LDD & 2, S \\
\hline & & LDX & 0, S \\
\hline & & STX & 2,S \\
\hline & & STD & 0, S \\
\hline ACCD exchange top-of-stack & \(\sim\) & LDX & 0, S \\
\hline & & STD & \(0, \mathrm{~S}\) \\
\hline & & TFR & \(x, \mathrm{D}\) \\
\hline point to PC-relative table & = & LEAX & 21, PC \\
\hline & \(=\) & LEAX & CAT, PCR \\
\hline add top top bytes on stack and & \(=\) & LDA & , S+ \\
\hline push result & & ADDA & \\
\hline & & STA & ,S \\
\hline exchange PC with top-of-stack & \(=\) & JSR & [, S++] \\
\hline
\end{tabular}
7.5 REFRESHMENTS


\subsection*{7.6 SOFTWARE DOCUMENTATION STANDARDS FOR 6809}
1. Each subroutine should have an associated header block containing at least the following elements:
a) A full specification for this subroutine - including associated data structures - such that from this description alone replacement code can be generated.
b) All usage of memory resources must be defined, including:
i) All RAM needed from Temporary (local) storage used during execution of this subroutine or called subroutines).
ii) All RAM needed for Permanent storage (used to transfer values from one execution of the subroutine to future executions).
iii) All RAM accessed as Global Storage (used to transfer values from or to higher-level subroutines).
iv) All possible exit-state conditions, if these are to be used by calling routines to test occurrences internal to the subroutine.
2. Code internal to each subroutine should have sufficient associated line-comments to help in understanding the code.
3. All code must be non-self-modifying and position-independent.
4. Each subroutine which includes a loop must be separately documented by flow-chart.
5. The main program should be executable starting at the first location and should include an \(I / 0\) jump table immediately thereafter.
6. When any single routine begins to approach the length of one listing page, it becomes candidate for further subroutining.

\subsection*{7.7 ADDITIONAL TRICKS ' \(N\) TREATS}
7.7.1 Instruction Equivalents

LEAX , - X \(=\) LEAX -2,X

LEAX ,--Y \(=\) LEAY \(-2, Y\)
TFR \(Y, X\)

LEAX , X++ \(=\) LEAX \(2, X\)

LEAX \(, Y++\quad=\quad \operatorname{TFR} \quad Y, X\)
LEAX \(2, X\)

NOP \(=\quad\) TFR \(X, X\)
\(=\operatorname{LEAX} 0, X\)
7.7.2 Monadic Compatible Macros
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{4}{*}{ABSA} & \multirow[t]{3}{*}{\(=\)} & TSTA & \\
\hline & & BPL & AB 1 \\
\hline & & NEGA & \\
\hline & AB1 & EQU & * \\
\hline \multirow[t]{6}{*}{AAX} & \multirow[t]{6}{*}{=} & EXG & A, B \\
\hline & & \(A B X\) & \\
\hline & & EXG & \(A, B\) \\
\hline & & NEGA & \\
\hline & & NEGB & \\
\hline & & SBCA & \#0 \\
\hline
\end{tabular}```

